# 8087 Co Processors and Architechture

#### Overview

Each processor in the 80x86 family has a corresponding coprocessor with which it is compatible.
 Math Coprocessor is known as NPX,NDP,FUP.
 Numeric processor extension (NPX),
 Numeric data processor (NDP),

Floating point unit (FUP).

#### **Compatible Processor and Coprocessor**

#### Processors

- 1.8086 & 8088
- 2.80286
- 3.80386DX
- 4.80386SX
- 5.80486DX
- 6.80486SX

#### Coprocessors

- 1.8087
- 2.80287,80287XL
- 3.80287,80387DX
- 4.80387SX
- 5. It is Inbuilt
- 6.80487SX

#### Architecture of 8087

□Control Unit □Execution Unit

#### **Control Unit**


 $\Box$  Control unit: To synchronize the operation of the coprocessor and the processor.


□ This unit has a Control word and Status word and Data Buffer

 $\Box$  If instruction is an *ESC*ape (coprocessor) instruction, the coprocessor executes it, if not the microprocessor executes.

□ Status register reflects the over all operation of the coprocessor.

Architecture of 8087





#### **Status Register**

15												0	
B	<b>C3</b>	ST	C2	C1	C0	ES	PE	UE	OE	ZE	DE	IE	

- C3-C0 Condition code bits
- TOP Top-of-stack (ST)
- ES Error summary
- PE Precision error
- UE Under flow error
- OE Overflow error
- ZE Zero error
- DE Denormalized error
- IE Invalid error
- B Busy bit

□B-Busy bit indicates that coprocessor is busy executing a task. Busy can be tested by examining the status or by using the FWAIT instruction. Newer coprocessor automatically synchronize with the microprocessor, so busy flag need not be tested before performing additional coprocessor tasks.

□C3-C0 Condition code bits indicates conditions about the coprocessor.

 $\Box$  TOP- Top of the stack (ST) bit indicates the current register address as the top of the stack.

□ES-Error summary bit is set if any unmasked error bit (PE, UE, OE, ZE, DE, or IE) is set. In the 8087 the error summary is also caused a coprocessor interrupt.

□PE- Precision error indicates that the result or operand executes selected precision.

UE-Under flow error indicates the result is too large to be represent with the current precision selected by the control word.

 $\Box$ OE-Over flow error indicates a result that is too large to be represented. If this error is masked, the coprocessor generates infinity for an overflow error.

 $\Box$ ZE-A Zero error indicates the divisor was zero while the dividend is a non-infinity or non-zero number.

DE-Denormalized error indicates at least one of the operand is denormalized.

 $\Box$  IE-Invalid error indicates a stack overflow or underflow, indeterminate from (0/0,0,-0, etc) or the use of a NAN as an operand. This flag indicates error such as those produced by taking the square root of a negative number.

#### **CONTROL REGISTER**

□Control register selects precision, rounding control, infinity control.

 $\Box$  It also masks an unmasks the exception bits that correspond to the rightmost Six bits of status register.

□ Instruction FLDCW is used to load the value into the control register.

#### **Control Register**

15												0
	IC	R	С	Р	С		PM	UM	OM	ZM	DM	IM

•IC Infinity control

•RC Rounding control

•PC Precision control

•PM Precision control

•UM Underflow mask

•OM Overflow mask

•ZM Division by zero mask

•DM Denormalized operand mask

•IM Invalid operand mask

 $\Box$  IC –Infinity control selects either affine or projective infinity. Affine allows positive and negative infinity, while projective assumes infinity is unsigned.

#### **INFINITY CONTROL**

0 = Projective 1 = Affine □ RC –Rounding control determines the type of rounding.

#### **ROUNDING CONTROL**

00=Round to nearest or even 01=Round down towards minus infinity 10=Round up towards plus infinity 11=Chop or truncate towards zero □PC- Precision control sets the precision of he result as define in table

#### PRECISION CONTROL

00=Single precision (short) 01=Reserved 10=Double precision (long) 11=Extended precision (temporary) Exception Masks – It Determines whether the error indicated by the exception affects the error bit in the status register. If a logic1 is placed in one of the exception control bits, corresponding status register bit is masked off.

#### **Numeric Execution Unit**

□ This performs all operations that access and manipulate the numeric data in the coprocessor"s registers.

□Numeric registers in NUE are 80 bits wide.

□NUE is able to perform arithmetic, logical and transcendental operations as well as supply a small number of mathematical constants from its on-chip ROM.
□Numeric data is routed into two parts ways a 64 bit mantissa bus and a 16 bit sign/exponent bus.

Source : http://nprcet.org/e%20content/Misc/e-Learning/IT/IV%20Sem/CS%202252-Microprocessors% 20and%20Microcontrollers.pdf

\* Difference between rainimum mode & reaximum Mode Maximum mode minimum mode

1) In minimum mode only one procession in available it's 8086

at MINIME is I to andicate min at HNAME in 0, to and wate

3) ALE for the later is given by 8086, as it is the only processor in the circuit.

the DEN and DTR for the trans-receivers are given by 8086 itself

57 Direct control Signal MIIo, RD, A WR gith by 8086

67. control signaly MITO, ROJINR are decoded by 3:8 dudder Like 74138.

7) INTA in given by 8086 in reporse to an Interrupt on INTR line.

8/ HOLD & HLDA signals are used for buy request with Drift controlles like \$237

95. The circuit is simpler.

10% performance in Slower.

1) In maximum mode there Can be multiple proceedor with 8086 like 8087, 8089 Etc.

[0/1] may reade.

3). ALE for the latch is given by 8288, buy controller, ag there can be Multiple processo in the in wit.

4) DTIR for the trans- Tread very are given by 8288 but controller

5) Instead of control signal, Each processor generate Status Signal called 5, 52 & So

67 status signaly 51, 52 4 50 are decoded by buy controller like 8288.

7) INTA is given by buy controller 8288. in response to an Interrupt on INTR line. 8% Rug | GT lines are used for bus request by other proceeds like 8087 82 8089

97 wravit is more complex

107 performance in fatter

D. NAVEENIB Module 02: Allociate profelige Instruction Set. Dept of ECE B.G.S.I.T. Addressing modes :-\* The CPU can access data in various ways. The data could be in a seguiter, or in memory or be provided as an immediate value. \* The various ways of accessing data are called addressing moder. There are 5 addressing modes in 8051 A Immediate addressing mode. of Register addressing mode. 3) Direct addressing mode. 4> Register indirect addressing mode. Indexed addressing mode. 5) Immediate addressing mode:-. \* In this addressing mode, the source operand is a constant. The immediate data must be preceded by the pound sign "#". \* This addressing mode can be used to load injournation -n into any of the segisters, including the DPTR register & 8051 ports. ex:- 1> MOV A, #FFh. 2) MOV RA, #OAh. 3) MOV B, #10h. 4) MOV DPTR, #1234h. 5) MOV P1, #55h.

Register addressing mode:\* Register addressing mode involver the use of registers
to hold the data to be manipulated.
\* The registers A, DPTR, & Ro to Rz may be used as
Source as well as dustination.

- er:- > MOV A, RO
  - 2) MOV R2,A
  - 3) ADD A,R5
  - A) ADD A, R7
  - 5) MON RG, A
  - 6) MOV DPTR, #0123h.
  - 4) MOV RZ, DPL
  - 8) MOV R6, DPH.

\* We can move data between the accumulator & \* We can move data between the accumulator & Rn register (n=0 to 7) but movement of data blw Rn register is not allowed.

ex:- MOV Rq, R7 18 Invalid.

31 <u>Direct</u> addressing mode :-1 1 RAM locations 00-1Fb are assigned to the segister

Janks & stack.

space to save single-bit data.

3> RAM locations 30-7th are available as a place to save byte-sized data.

\* The entire 128 byter of RAM can be accessed using direct addressing mode. The RAM locations 30h to 7Fh are most after wed.

\* In direct addressing mode, the data is in a RAM memory location whose address is known, & this address is given as a past of the instructions.

NOTE: The "#" sign distinguishes blu immediate & direct addressing.

Ex8:- 12 MOV RO, 40h. 23 MOV 56h, A 3) MOV R=, 01h. 42 PUSH OEDh. 5) POP 03h etc.

2 RAM locations o to 7 are allocated to bank o register 20-R7. Thue registers can be accused in two ways. 12 MOV A, R4 13 same as mov A,4 2) MOV A, R7 is same as mov A,7 3) MOV A, R7 is same as mov A,0. 3) MOV A, R0 10 same as mov A,0. 4) MOV Re, R3 10 same as mov 2,3 but Invalid met A) Register Indirect addressing mode :-\* In register indirect addressing mode a register is wed to hold the address of the data.

The segester itself is not the address, but sather the number in the segester.

\* The instanction for indirect addressing uses MOV opcodes along with segester Ro or Rs. Register to or Rs will hold the RAM addresses sanging from och to 4Fh.

\* The mnemonic symbol used for indirect addressing is the "at" sign i.e., "@".

Ex:- 1> MOV A, @RD.

\$ MOV @R1, B

3) MOV @RI, A

4) MOV 20h, @R1

5) MOV @ RO, 03h.

Limitatione of register indirect addressing mode:-\* Ro & Rs are the only registers that can be wed for pointers in register indirect addressing mode. Since Ro & Rs are 8-bit edde, their use is limited

5/ Indexed addressing made :-

\* Indexed addressing mode is widely used in accessing data elements of look-up table. entries located in the program ROM space.

\* The instruction's used for this purpose is 1> MOVC A, @A + DPTR

11> MOVE A, @A+PC

9) MOVE A, Q.A + DPTR : Add the contents of the accumulator with the contents of the DPTR register to form a program code memory location address. More the contents of this external memory address to the accumulator.

11> MOVE A , @A + PC :-

Add the contents of the accumulator with the contents of the pc segister to form a program code memory location address. Move the contents of this external memory address to the accumulator

Instruction Set - 8051

AMOLIAL Prof. Dept g EEE B.G.S.I.T.

Based on the operations performed, the instruction set of 8051 are classified as 1) Data transfer instructions.~ 2) Asithmetic instructions 3) Logical instructions. 1 4) Boolean instructions. 5) program branching or Machine control instructions. \* Each instruction has two pasts: <u>operation</u> <u>code</u> & <u>operande</u>. A Data Taansfer group:-The instruction in this group are MOV, PUSH, POP, XCH. (i) MOV : Mov instruction copies data pour one location to another location. Systax: - Mov operand 1, operand 2 Famat: - MOV Destination, source; copy from source to destination.

1) MOV A, Bn. Destination (Opran 1)
Bytes: 1 Source je premole)
cycles: 1
status glags affected : None.
operation: MOV
$(A) \leftarrow (R_n)$
Description :- This instruction moves the contents of
Rn segister to accumulator. The Kn
regierer is not affected.
NOTE:- Rn may be Ro to Rz sugestes of the
is calculad trank.
er:- MOV A, R3 CRONT AS - 58 A 2 68
Before Execution ~> R3=58h, A= Any Value say 10h.
After Execution -> A = 58h. & R3 = 58h.
>> MOV A, direct (Direct address)
Bytes: 2.
cycles: 1
operation: (A) (direct)
Description: This instruction moves the contents of
the address into A segister.
Flags affected: None

100:- MOV A, 40h.

After Execution. Before Execution. A + FF At 'XX' ADH + FF ADA - FF

NOTE: -. Here 10h is a direct address. The direct address content 'FF' is moved into Accumulator.

3> MOV A, @R: only. Ri -> Register Ro or R1 Bytes: 1 cycles: 1. Ri -> Internal register. operation:  $(A) \leftarrow ((R_1))$ Description : Flags affected: None.

<u>er:-</u>

MOV A, @Ro.

Say Ro = 40h - address.

ADh = FF - data.

\* The address soh is in register Ro.

\* The data FF. 1s in address 40h.

Before execution. After execution.

Rot 40h. Ro - 40h. ADD + FF toh + FF. A & FF. A ( 'XX'

A) MOV A, # data.	and to the most most mil
er:- MOV A,#28	is moved into accumulator. After execution.
Before execution $A \leftarrow 'xx'$	A K- 28.
5) MOV Rn, A Bytes: 1. cycles: 1. operation: $(R_n) \leftarrow (A)$ . Description: The contents of to register Rn	Romany be any Register i.e. Ro-Rz ef the cuerently selected bank. accumulator is moved
Flags affected: None. exs- MOV Rz, A	lin
Before Execution $R_7 = ' \times \times '$	After execution. $R_3 = FF$ A = FF.

A = FF

= FF. A

61 MOV Rn, Dissect Bytes: 2  $R_n$  may be any sequeter  $R_0$  to  $R_3$ ). Cijclu: 2.  $eperation: (Rn) \leftarrow (direct)$ Itaqs appected: None. ex:- MOV R1, 40h Bepose execution. Aoh = FF  $R_1 = fxx^2$  $R_1 = FF$ 

=> MOV Rn, # data. Bytes: 2. cycles: 1. operation: (Rn) += data. Flags affected: None

> EXE-MOV R5, #00 Before Execution  $R_5 = ' \times \times'$ By MOV direct, A Bytes: 2. cycles: 1.

operation ; (direct) +- (A)

Flags affected: None.

Rn > may be any register (Ro to R=)

After Execution.

 $R_{5} = 00$ .

ex:- MOV 50h,  $R_3$ . Before execution After execution. 50h = FF $R_3 = 00$  $R_3 = 00$ 

Before execution. After execution. 30h = 11 50h = 0050h = 00.

```
11) MOV direct, @ Ri
Bytes: 2
cycles: 2
operation: (direct) ~ (Ri)
Jags affected: None.
```

ex:- MOV 
$$\#Oh$$
, @ Ro  
Bepose execution After execution  
 $\#Oh = 00$   $\#Oh = FF$   
 $R_0 = 40h$ .  
 $\#Oh = FF$   
 $\#Oh = FF$   
 $\#Oh = FF$ 

ID> MOV dérect, # data.
Byter: 3.
cycler: 2.
operation: (dérect) ← # data.
Flags affected: None.
<u>Ex:-</u> MOV 70b, # FF

Before execution. 70h = 'XX' After execution. Foh = FF

is) MOV @Ri, direct Bytes: 2. eycles: 2.  $eperation: ((Ri)) \leftarrow (direct)$ Elogs aggested: None. ex:- MOV @RI, Foh. Before execution  $R_1 = 40h$   $Aoh = * \times x^3$ Foh = FF

After execution.  $R_1 = 40h$  40h = FF70h = FF

14} MOV @ Ri, # data.
Byter: 2
cycles: 1
operation: ((Ri)) ← # data.
Flags affected: None.

ez:- MOV @ Ro, #00

After execution. Bepose execution  $R_0 = 40h.$  $R_0 = 40h.$ 10h200. Aoh = 'xx'

\* MOV dest-bit, source-bit

function: Move bit data from source bit to. destination bit.

NOTE :-

one of the operands must be the case flag; the other may be any directly addressable bit. Flags affected: casey flag.

15) Mov c, bit  
Byte: 2  
cycles: 1.  
epcation: (c) 
$$\leftarrow$$
 (bit)  
Flogs affected: cassy flag (cy)  
ex:- 2) Mov c, P1.4  
Before execution After execution  
 $c = 'x'$   $c = 1$   
 $P1.4 = 1$   $P1.4 = 1$ .  
After execution.  
 $c = 'x'$   $c = 0$   
 $P0.7 = 0$ .  
 $P0.7 = 0$ .

Scanned by CamScanner

execction.

1

0.

= 1.

165 MOV bit, c Bytes: 2. cycles: 2. operation: (bit)  $\leftarrow$  (c) Dags affected : None. ex: - 1> MOV P1.2, C.

c = 1.

Bejose execution After execution. P1.2 = 'x' P1.2 = 1C = 1.

il MOV P3. 7, C. Before execution After execution  $p_{3.7} = (X) \qquad p_{3.7} = 0$ c = 0. CZO

Scanned by CamScanner

Authmetic Group Of Instructions :-

\* ADD A, Source.

syntax : ADD A, operand.

~ function : Add

Description: Adde the contents of source with. Accumulator contents & result is stored in accumulator.

Days affected : c, AC & OV.

NOTE: - OV is set of if there is a casey-out of bit 6 but no casey out from bit 7 or a casey out of bit 7 but no casey out from bit 6; otherwise OV = 0.

1) ADD A, Rn. where Ro = Ro to Ry. Bytes: 1. cycles: 1 operation: (A)  $\leftarrow$  (A) + (direct) A = 0214 202 Flags affected: cy, ov & Ac. AFRI = OLI ex:- 1) ADD A, R4. AZUN Bejose execution. After execution. A= '11' A = 22 R= 11. R1 = 1.1

## Pi) ADD A, RT

Before execution.  $A \ge 00$  $R_{\mp} \ge FF$ . After execution A = FF $R_7 = FF$ .

a) ADD A, direct.

Byter: 2. cyclus: 1 operation: (A) (A) + (direct) Flags affected: CY, AC, OV.

ex: - ADD A, AOh.

Before execution. After execution. A=11 A = 33 Aoh=22. Aoh=22.

```
3 ADD A, @RI
```

Bytes: 1 cycles: 1 operation:  $(A) \leftarrow (A) + ((Ri))$ 

Ilage affected : CY, AC, OV.

```
ex:- ADD A, @R1
```

Before execution.

 $A = 30 \leftrightarrow$  RI = 70h. $70h = 20 \leftrightarrow$  Where Ra -> may be Ro or Ry.

```
Program:-
MOV @ RI, # 70h.
MOV A, # 30h
ADD A, @ RI.
```

After execution.

A = 50RI = 70h.

70h = 20.

A) ADD A, # data. Bytes : 2. cycles: 1. operation: (A) (A) + # data. Flags affected : cy, or, Ac. ex: - ADD A, # OIh. After execction. Before execution. A = 0a.A=01. 5) ADDC A, Rn. Byter : 1 cycles: 1 operation: (A)  $\leftarrow$  (A) + (C) + (en) Description: Simultaneously adds the contents of Rn sighter, the carry flag & the accumulator contents, result is stored in accumulator. Flags affected: OV, CY, AC. ex:- 1> ADDC A, RI After execution Byore execution A = 03 1 A 2 01 - C = 1 C=1)  $R_{1} = 01.$  $R_{7} = 01_{1}$ 

11) ADDC A, Ro  
Repore execution After execution.  

$$A = D1$$
,  $A = D2$   
 $C = 0$ ,  $T = D$   
 $R = D1$ .  
 $R = D1$ ,  $A = D2$   
 $C = 0$ ,  $T = D$   
 $R = D1$ .  
 $R = D1$ .  
 $R = D2$   
 $R = D1$ .  
 $R = D2$ .  
 $R = D1$ .  
 $R = D2$ .  
 $R = D1$ .  
 $R = D2$ .  
 $R = D1$ .  
 $R = D2$   
 $R = D2$ .  
 $R = R_1$   
 $R = R_2$   $R_1$   
 $R = R_2$   $R_2$   $R_2$   
 $R = R_2$   $R_1$   
 $R = R_2$   $R_1$   
 $R = R_2$   $R_3$   $R_1$   
 $R = R_3$   $R_1$   
 $R$ 

Bepore execution	After execution.
A 201	A 203
Czl	Cz1
Roz 70h	Roz 70h
= 0h = 01	70h= 01.
8) ADDC A, # data.	F# a von
Bytes : 2	
cycles : 1	
operation: $(A) \leftarrow (A) +$	(c) + # data.
thags affected: cy, AC, OV	doc - A
Lette- ADDC A, #01h	ngitten estation
Bepose execution.	After execution.
A=01 C=1	A = 03. C = 1.
q} MUL AB.	
Function: Multiply AxI	Β.

Lunction : MUL AB multiplies the unsigned eight - bit integer i.e the contents of accumulator is multiplied with the contents of acquister B. Bytes : 1. cycles : 4.

operation: 
$$(A)_{3} - 0$$
  
 $(B)_{15} - 8$   $\left\{ \left( A \right) \times (B) \right\}$ 

Ilags affected : c, or

ex:- mov A, #5 mov 8, #7 MUL AB

$$4 \times 5 = 35 = 23h$$
.  
 $A = 35 = 23h$ .  
 $B = 00$ 

Before execution. 50×A0=3200h.

> A = 50hB = A0h.

After execution.  $A = 00h \leftarrow (0-7)$  Lower byte  $B = 3ah \leftarrow (15-8)$  Higher byte

ex:- Az 100, B= 200.

-> 100x 200 = 20,000. = 4 E20h.

AXB= 4E20h.

A=20h, 8=4E

DIV AB

Function: Divide. Bytes: 1 cycles: 4. operation:  $(A)_{15-8}$   $j \leftarrow (A) j (B)$  $(B)_{7-0}$   $j \leftarrow (A) j (B)$ 

flage affected: CY, DY.

Description : DIV AB dividus the unsigned & bit integer  
content of accumulator by the unsigned 8-bit  
integer content of 8-register.  
The accumulator secrives the integer part  
q the quotient's sequeres the integer part  
q the quotient's sequeres the integer part  
q the quotient's sequeres the integer part  
q the cassy & overflow flags will be cleared.  
ex:- Before execution After execution.  

$$A = FBh (ASI dec)$$
 A = odh (13 dec) 18)  $\frac{051}{251}$   
 $B = 12h (18 dec)$ .  $B = 11h (13 dec)$  18)  $\frac{051}{134(8)}$   
\* the quotient 13(decimal) odh is stored in  
accumulator 4 the semaindus (13 decmal) 11h  
is stored in B-register.  
(ex:- } A = 35, B = 10  $\frac{35}{10}$   $\frac{30}{05}$   
 $A = 3, B = 5$   $10 \frac{35}{05}$   $\frac{30}{05}$   
 $A = 3h = 18 \frac{35}{10}$   $\frac{35}{151}$   
 $B = 12h = 18 \frac{144}{3}$   
 $A = 9, B = 3$ 

INC A

Bytes : 1.

cycles: 1.

 $eperation: (A) \leftarrow (A) + 1.$ 

Flags affected: None.

Bepase execution.

A201

After execution. A = 02.

12> INC RD.

Bytes : 1.

cycles: 1.

operation:  $(Rn) \leftarrow (Rn) + 1$ .

Ilags affected: Mone.

ex: INIC RO.

Beyore execution. After execution. Ro=30h. Ro=31h.

13) INC dérect
Byter: 2
cycler: 1
operation: (direct) ← (direct) + 1
Flags affected: None.

ex:- INC 40h.

Bepere execution. 40h = .01

After execution. 40h= 02.

14> INC @ RE

Byter: 1. cycles: 1. operation: ((Ri)) ← ((Ri)) + 1. Elags: None. Function: Increment.

CK: INC @ RO.

Beyore execution. Rozsoh. 80hz01. After execution.

Rozsoh

15) INC DPTR.
Function: Increment data pointer.
Byter: 1.
cycler: 2.
operation: (DPTR) ← (DPTR) + 1.
Description: This instruction increments the 16-bit register content (DPTR) by 1. This is the.
only 16-bit register that can be incremented

Flage : None.

- CK: INC DPTR.
  - i) before execution.

DPTR = 16 FFh .

Begole Execution.
DDTR = OOFFh.
DPH = Ooh.
DPE = FFh.
vo t

16> DEC A.

Function: Decrement Byte: 1. cycle: 1. operation: (A) (A) - 1. Flags: None. Before execution. Az 05h. i) After execution. DPTR = 1700h. (DPH = 17, DPL = 00)

BAfter execution. DPTR = 0100h. DPH = 01h DPL = 00h.

After execution. A=04h.

14) DEC RN.
Bytu:1.
eycles:1.
operation: (ln) ← (ln) - 1.
Flags: None.

ex:- DEC RO.

Bepore execution.  $R_0 = 80h.$ 80h = 05h.

After execution. Ro = 80h. 80h=04h.

52

18> DEC direct

Byter: 2. ajcles :- 1. operation: (direct) ~ (direct) - 1.

flags: None.

ex:- DEC ADh.

40h = 05h.

Bepore execution After execution. 10h = 04h.

19> DEC @ R:

Bytes: 1.

cycles : 1.

operation:  $((R_i)) \leftarrow ((R_i)) - 1$ 

Flags: None.

CX:- DEC @ RO.

```
Before execution.
    Ro=soh
    80h=04h.
```

After execution lo=soh 80h = 03h.

DA Astrielen

20) DA A

Function : Decimal - adjust accumulator after addition. Flags : CY.

Deuription: This instruction is med after addition of BCD numbers to convert the secult back to BCD. The data is adjusted in. the following two possible cases.

1) It adde 6 to the lower A-bilt of A y it is greater than 9 or if AC=1.

2) It also adds & to the upper 4-bits of A y it is qualter than 9 or if CY=1.

Byter : 1.


cycles : i.

operation:  $1p \left[ \left[ (A_{3-0}) > 9 \right] \vee \left[ (Ac) = 1 \right] \text{ Then} \right] (A_{3-0}) \leftarrow (A_{3-0}) + 6.$ 

$$If [[(A_{3-4}) > 9] \vee [(c) = 1]] \cdot Then.$$

$$(A_{3-4}) \leftarrow (A_{3-4}) + 6.$$

ex:- MOV A, #47h. A=47h. ADD A, #38h ; A=47h+38h=7Fh, invalid BCD. DA A ; A=85h, Valid BCD.



\* Since the lower nibble is greater than 9, DA added 6 to A. If the lower nibble is less than 9 but AC=1, it also adde 6 to the lower nibble.

11) MOV A, # Q9h.  
ADD A, # 18h.  

$$\frac{+18h}{41h} + (Incorrect result in BCD)$$
  
DA A  
 $\boxed{AC=1}$   
 $\frac{+6}{47h} + (correct result in BCD)$ 

ii) MOV A, #52h.  
ADD A, #91h.  
DA A  

$$I \to I \to I$$
  
 $I \to I \to I$   
 $I \to$ 

AC=1, CY=1

all subb A, source byte.	0.20
Function: subtract with boseco.	O'A.
flage: ov, Ac, CY.	
operation: $(A) = (A) - (byte) - (c)$ or $(A) = (A - byte - c)$	
Description : SUBB subtracte the source byte & the	
cassey flag from the accumulator &	
puts the sesult in the accumulator.	
SUBB instruction sets the carry flag according	
to the following.	
1) destination > source o the assult is the. byte byte.	
byte : byte.	
ii) destination = source 0 the result is 0.	
byte. byte.	
iii) destination < source 1 the sesuel is -ve	
byte byte. In a's compliment.	
ert:- xch A, Rn.	
Bytes: 1	
cycles : 1.	
operation: (A) $\leftrightarrow$ (Rn).	
Flage: None.	
ex:- xcH A, Ra. Before execution. After execution.	
Before execution. After execution. A = FFh. $A = 11h$ .	
$R_2 = 11h$ . $R_2 = Ffh$ .	

Scanned by CamScanner

-

0. 50 ex: - MOV A, #FFh 26 MOV Ra, #11h. XCH A, Ra. XCH A, direct 23> Bytes : 2 cycles: 1 operation: (A) + (direct) Flags : None Ex:- XCH A, ADh. Bepose execution. . After execution. Arlih. A=FFh. 40h=Ffh Aoh=11h. 24> XCH A, @Ra Bytes : 1 cycles: 1 operation:  $(A) \leftrightarrow ((R_i))$ Flags : None EI:- XCH A, @R MOV 40h, #11h Before execution After execution. MOV RI, #40h. 40h = FFh. 40h = 11h.MOV A, #FFh. A = 11h. A = FFh.XCH A, @R1.

(a5) XCHD A, @R: 84.66

Function : Exchange Digit Description: The XCHD instruction exchanger only the lower nubble of accumulator (bit 3-0), with the lower mibble of the RAM location pointed to by R.

The higher - order nibbles (bits 7-4) × of each registers are not affected.

Flags : None.

Bytes : 1.

cycles: 1.

operation :  $A_{(3-0)} \leftrightarrow ((R_{3-0}))$ 

EX:- XCHD A, @ RJ

MOV A, # Ffh. MOV RI, # 50h. MOV 50h, # 00h. XCHD A, @RL.

Bepore execution. After execution. A=FFh. R1= 50h. 50h= 00h.

A= Foh. R1= 50h. Joh= OFh.

26} MOV DPTR, #16-bit value. Function: Load Data pointer with a 16-bit constant. Description: The data pointer 11 loaded with the 16-bit constant indicated. The DPH register bolde high-order byte, while DPL holds the Loco-order byte.

tlags: None bytes: 3 ycles: 2 operation:  $(DPTR) \leftarrow \# data (0-15)$   $DPH \leftarrow \# data _{15-8}$  $DPL \leftarrow \# data_{\mp -0}$ 

EX: - MOV DPTR , # 1234.

After execution DPH = 12h.DPL = 34h.


27> MOVX dest-byte; source-byte.

Junction: Move External.

- Description: \* This instruction transfers data blu external memory & register A, hence the "x" appended to MOV.
  - \* The address of external memory location being accessed can be 16-bit or s-bit.

MOVX A, @R: Bytel: 1. cyclel: 2 Operation:  $(A) \leftarrow ((Ri))$ . Flags: None. Ex:- MOVX A, @ Ro.

MOV Ro, #50h. MOV 50h, #FFh MOVX A, @RO.



28} MOV A, @ DPTR. Bytes: 1. cycles: 2 operation: (A) ← ((DPTR))

Flage : None.

Ex:- MOVXA, @ DPTR.

MOV DPTR, #1234Before executionAfter execution.MOV 1234h, #FFh.1234h = FFh.A = FFh.MOV 1234h, #FFh.DPTR = 1234.DPTR = 1234h.MOVX A, @ DPTR.A = 'XX' $R34h \in FFh.$ 

29} MOVX @Ri, A Flags: None Bytes: 1 eycles: 2 operation:  $((Ri)) \leftarrow (A)$  EX:- MOVX @RI, A

MOV RI, # 80h. MOV RI, # 80h. MOV 80h, # AAH. MOV 80h, # AAH. MOV (0, 1, 4) (1, 1, 5)(1, 1, 5)

Ex: - MOVX @ DPTR, A.

MOV DPTR, # 1234Before executionAfter execution.MOV DPTR, # 1234DPTR  $\leftarrow$  1234hA = FFh.MOV 1234, #FFh.DPTR  $\leftarrow$  1234hA = FFh.MOVX @DPTR, AI234h  $\leftarrow$  FFh.DPTR = 1234h.A  $\leftarrow$  'xx'I234 = FFh.

/Logical Instructions :-\* ANK dest-byte, Suc-byte. Function: Logical - AND for byte. variables. Description: ANL performs the betweene logical - AND operation b/w the variables indicated & stores the secult in the declination variable. A AND B. Flage : None. B A And Operation A, #02 0 0 1=02 ANL A, Rn. 41  $R_1 = 0.4$ ( Bytes : 1. 4 = 08 ~ cycles: 1. operation:  $(A) \leftarrow (A) \land (R)$ function: Logical AND for byte vasiables. Flags: None. ex: - ANL A, R5. After execution Before execution 0011 10014 39 A = 39A = 09 0000 10014 09 R5 = 09. R5 = 09 0000 1001. 09

ANL A, direct

2>

3>

eytes: 1 eycles: 1. operation:  $(A) \leftarrow (A) \land (direct)$ Flags: None.

Bepore execution A=39 Agter Execution.

A=39	A=09	39	100111001
40h = 09	40h = 09	N 09	0000 1001.
EQUIDE		09	0000 1001.

ANL A, @Ri

RI -> RO OL RI

Bytes: 1. cycles: 1. operation:  $(A) \leftarrow (A) \land ((R_1))$ Flags: None.

Bepore execution.	After crecel	ion.	
A = 39	A=09	A=39	00111001
Ro = 80h.	R0 = 80h.	80h=09	00001001
80h = 09.	80h=09.	09.	00001001.

1 monal

4) ANL A, # data. Byte: 2. eycle: 1 operation: (A)  $\leftarrow$  (A) A # data. Flags: None. ex:-ANL A, # 09h. Begone execution. After execution. A = 39 A = 09.

	0011	1001
		1001.
]	0000	1001

39

109

09

5) ANL direct, A Byte: 2 cycles: 1. operation: (Direct)  $\leftarrow$  (Direct)  $\land$  (A) Flags: None

ex:

 $\begin{array}{rcl} \underline{CX:} & \underline{ANL} & \underline{40h, A} & & \underline{Ayter} & \underline{execution.} \\ & \underline{A0h} = 39 & & \underline{A0h} = \\ & \underline{A} = 09 & & \underline{A0h} = \\ & & \underline{A} = . \end{array}$ 

-		and the second	( there is a second sec
ANL	PI,#1111110 8;	Mask	P1.0 (1.e Do et port1)
ANL	PI,#0111111 B;	mark	P1.7 (1.e D7 e4 poet 1)
ANL	PI,#11110111 B;	Mask	P1.3 (1.e D3 of port 1)
ANL	PI,#1111100 B;	Mark	P1.0 & P1.1.

\* ANL C, Source-bit

Function : Logical AND for bet variables.

Flag: cy.

Description: In this instruction carey flag bet is ANDed with a source bet & the result is placed in carry flag.

ie if source bet =0, then cy=0 otherwise cy=1.

6) ANL C, bit Bytes: 2 cycles: 2 operation: (c)  $\leftarrow$  (c)  $\land$  (bit) Flags: CY.

ez's: -

1) ANL C, ACC.7

Bepose execution. After execution

CZI	C=0	$A_{2}13 = 00010011.$
A= 13.	A=13.	Cz1 = 1
H-13.		

lis ANL C, P2.2.

Bejore execution.

After execution.

c=1.  $P_{2} = 00001011 B.$   $P_{2} = 0Bh.$  c=1 Ruult c=0 Ruult c=0

Scanned by CamScanner

Result . C = 00010

\* ANL C, Source-bit

Function : Logical AND for bet variables.

flag: cy.

Description: In this instruction casey flag bet is ANDed with a source bet & the seculis placed in casey flag.

ie if source bit = 0, then cy=0 otherwise

6) ANK C, bit Bytes: 2 cycles: 2 operation: (c)  $\leftarrow$  (c)  $\land$  (bit) Flogs: CY.

ez's:-

1) ANL C, ACC.7

Before execution.

Before execution. After execution C=1 C=0 A=13 = 00010011. A=13. C=1 C=1 = 1A=13. C=1 = 1

lesult . c = 00010011.

Is ANL C, P2.2.

After execution.

c=1.  $P_{2} = 000010111 B.$   $P_{2} = 0Bh.$  c=1 C=0 Ruult c=0 Ruult c=0

FLAG: CY.
Ex:- 1/ ANL C, 1ACC. F
NOTE: - 1/bit → means Invest
the bit data
the bit data
(NOT)
the bit data
(NOT)
the bit data
(NOT)
the bit data
(NOT)
the bit data
(Complement)
Ex:- 1/ ANL C, 1ACC. F

Bepore execution Agta execution Acc. = 0 [111] C=1 C=1 IAcc. = 0 [11] Acc = 0 [11] Acc = 0 [11] Acc = 7Fh. IAcc. = 1 Acc = 7Fh. Acc = 1 Acc = 7Fh. Acc = 1 Acc = 1C = 1

$$31$$
 ANL C, IP2.0.

 Beque execution
 After execution.

  $c=1$ .
  $C=1$ .

  $P2 = 00010000$  B.
  $P2 = 10h$ .

  $GL$ 
 $P3.0 = 00010000$ 
 $P2 = 10h$ .
  $IP2.0 = 00010000$ 

 IP2.0 = 00010000
 IP2.0 = 00010000

 IP2.0 = 00010000
 IP2.0 = 00010000

C=1

Result-

C

Scanned by CamScanner

SUNT - 0011 8) SWAP A 0010 0001 Bytu: L operation:  $(A_{3-0}) \leftrightarrow (A_{3-4})$  0001 0011 Function: swap nibbles within the accumulator. Flags: None Description: The swap instruction interchanges the lower nibble (A0-A3) with the upper nibble (A4-A7) merde register A.

ext- MOV A, #59H SWAP A Beypic execution

A= 594.

After execution. A = 95ie A = 10010101 Logical OR for the byte vasiables :-

ORL & dest-byte>, < sac-byte> or

ORL dest-byte, source-byte.

Function : Logical OR por byte variables.

Description: ORL peycame the bitudise logical-OR operation between the indicated variables, storing the results in the destination byte.

( The ORL instruction can be used to set certain bits of an operand to 1).

1) ORL A, Rn.

Bytes: 1

cycles: 1

```
operation: (A) (A) V(Rn)
```

Flage: None

Description: This instruction performs a logical OR on the byte operande, bit by bit, and stores the secult in the destination. <u>er:-orl A, R5</u> mov A, # 32h Bepore execution. After execution. A=00110010 mov R4, # 50h A= 32h A=72h R5=01010000 ORL A, R4 R5= 50h R5=50h. A<01110010

72h

Scanned by CamScanner

a) ORL A, direct

Bytes: 2

eycles: 1.

operation: (A) (A) V (direct)

Flags: None

EX:- ORL A, 30h.

Bejoie execution. After execution ie. mov A, # 32h. Az Jah. A=32h. mov 30h,# 50h. 30h = 50h.30h = 50h. ORL A, 30h.

A = 3ah.

R1=30h

30h = 50h.

3) ORL A, @Ri

Bytes: 1

cycles: 1

operation:  $(A) \leftarrow (A) \lor ((Ri))$ 

Flags: None

ex:- ORL A, @RI

MOV 30h, #50h. mov RI, # 30h MOV A, # 32h.

ORLA, @ RI

4)

ORL A, # data. Bytes: 2 cycles: 1 operation: (A) (A) V # data

la -> Ro & R, only.

After execution Bejoie execution

A=72h. R1 = 30h.30h = 50h.



flags: None. ext- ORL A, #50h. Bepare execution. Après execution. A = 72h.A = 32h.data = 50h. 5) ORL direct, A Bytes : 2 cycles: 1. operation: (direct) (direct) V (A) flags : None ex: DRL 30h, A. Before execution after execution. MOV A, # 32h A=72h. A = 32hmov 80h, #50h 30h = 50h. 30h = 50h.ORL 30h, A 6) ORL direct, # data. Bytes: 3. cycles: 2. operation: (direct) ~ (direct) V # data Flags: None ex: - ORL 30h, # 32h. Before execution. After execution mov 30h, # 50h 30h = 72h. 30h = 50h ORL 30h, # 32h. data = 32h.

#) ORL C, Source - bit

Function: Logical OR for bit variables.

- Description: The carry flag bit is Oked. with a source bit and the secult is placed in the carry flag.
  - . If the source bit is 1, cy is set; Otherwise, the cy flag remains unchanged
  - flags : cy
- \* ORL C, bit Bytes : 2 cycles : 2 operation : (c)  $\leftarrow$  (c) V (bit). Flags : CY

ex: - ORL C, ACC. 3

- i) Before execution.
  - AzFF.
- 1.e A = 1110111
- 11) Before Execution A = F7

CY = 0

After execution. A = F7 CY 20

After execution.

AEFF

cy = 1

A = 11110111

8) ORL C, /bit eytu: 2 cyclu: 2 operation: (c) $\leftarrow$ (c) V (bit) Flage: CY	1bit → NOT eg bit er bit
ex:- ORL C, 1ACC.3	Production of the second
>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	After execution.
A=00011000 b.	CY=D
ie Az 18h.	A= 00010000 bit3
CY = 0	+CY = +0
r ( 442).	Result CY 0
1) Before execution.	After execution
A=00010000b	A = 00011000 bit 3
ie A=10h	cy = +0.
CYZO	cy =
	CYZI
and the second states the second states	A DEPARTURE AS A SULLEY AND A SULLEY
	and man and man in the

LOGICAL XOR :-.

XRL dest-byte, source-byte

Function: Logical exclusive - OR for byte variables. I flags: None

33

Description: performe the bitwise logical Exclusive-DR operation blue the indicated variables, storing the results in the destination.

1) XRL A, Rn Bytes: 1 eyclus: 1  $operation: (A) \leftarrow (A) \forall (ln)$ Flage: None  $\forall \rightarrow \chi OR$   $Rn \rightarrow Ro to R_7$   $A \quad B \quad A \times ORB$   $0 \quad 0 \quad 0$   $1 \quad 1$   $1 \quad 0 \quad 1$  $1 \quad 0 \quad 1$ 

Ex: - XRL A, R3.

mov A, # 39hBefore execution.After execution.mov R3, #09hA = 39h.0011001 = AA = 30hxRL A, R3R3 = 09h.00001001 = RR3 = 09h.volumeR3 = 09h.00001001 = RR3 = 09h.

$$2$$
 xRL A, désect.  
Bytes: 2  
eycles: 1  
operation: (A) ← (A)  $\forall$  (direct)  
Flags: None

mov A,#39h	Bepore execution.	After execution.
mov soh, #ogh	A = 39h.	A= 30h.
XRL A, 30h.	30h = 09h.	30hz 09h.

A=39	r	0011	1001
8 30hz 09	H	0000	1001.
A = 30	1	0011	0000

3) XRL A, @Ri

RE -> RI DL R2

Bytes: 1 cycles: 1 operation:  $(A)' \leftarrow (A) \forall ((Ri))$ Frags: None

EX:- XRL A, @ R1 MOV A, # 39h. MOV R1, # 50h MOV 50h, #09h. XRL A, @ R1.

Before execution. A = 39h R1 = 50h50h = 09h

A} XRL A, #data. Bytes: 2 cycles: 1 operation: (A) ← (A) ¥ #data Elage: None After execution.

A = 30h

Ex: - XRL A, # 09h.

mov A, # 39h  $x_{RLA}$ , # 09h. Before execution. After execution. A = 39h. A = 30h. data = 09h.

5} XRL direct, A Bytes: 2 ayeles: 1 operation: (direct) ← (direct) ¥ (A) Frags: None Ex:- XRL 50h, A

mov A, # 39hBefore execution.After execution.mov 50h, #09h.A = 39hA = 30hXRL 50h, A50h = 09h.

6≥ XRL direct, # data.
Bytes: 3.
updes: 2.
operation: (direct) ← (direct) ∀ # data
Flags: None.
Ex:- XRL 50h, #09h.
mov 50h, #39h. Before execution
XRL 50h, #09h. 50h = 39h.

data = 09h.

After execution.

50h=30h.

XRL 15 used to check whether the two register have some value. If the value is some then '0' 15 placed in accumulator of location (dufination).

## ROTATE Instructions :-

1> RL A.

TE :-

Function: lotate Accumulator left.

Description: The eight bits in the accumulator are


rotated one-bit to the left.

Bit-7 is subtated into the bit-0 position. Flags: None

Bytes: 1.

cycles : 1.

operation:  $(A_{n+1}) \leftarrow (A_n)$  where  $n \ge 0-6$ . Not (A\_0) \leftarrow (A\_4). Leas





## 2) RRA.

Function: Rotate Accumulator Right

- Bytes: 1:
- cycles : 1
- Flage : None
- Description: The right bits in the accumulator are sotated one bit to the sight. Bit -0 is rotated into the bit-7 position.
- operation: (An) (An+1), n=0-6  $(A_1) \leftarrow (A_0)$

Bepere Execution :-.





Scanned by CamScanner

*
4) RRCA P
Function : Rotale accumulator Right through the
cassy flag.
lyte : 1
cycles : 1
operation: (An) <- (An+1)
$(A) \leftarrow (C)$
$(c) \leftarrow (A_0)$
Flags: CY
Description: The B-bits in the Accumulator and the
casey flag are together solated 1-bit to the sight.
Bit-0 moves into the case flag. The original state of the case flag moves into the bit-1 position.
Bepore execution:-
A = c2h = 11000010b
CY = 0 $CY = 0$ $C$
After execution:-
$\begin{array}{cccc} A = 011000016 = 2616 & cy & Accumulator \\ CY = 0 & 0 & 1 & 0 & 0 & 0 & 1 \\ \hline 0 & 0 & 1 & 0 & 0 & 0 & 1 \\ \hline \end{array}$

The the

5> NOP

Function : No operation.

Flags : None

- Description : \* This instruction performs No operation & execution continues with the Next instruction.
  - \* It is sometimes used for timing delays to waste clock cycles.
  - \* This instruction only updates the program counter (PC) to point to the next instruction following NOP.

Byter: 1

cycles : 1

operation:  $(Pc) \leftarrow (Pc) + 1$ 

Boolean Instructions: -

12 CLR. A

Function : clear Accumulator

Description: The Accumulator is cleased (A=00h)

All bits of the accumulator are set

-20 O.

Bytes: 1 cycles: 1

operation:  $(A) \leftarrow 0$ Flage : None

ere-

Bepore execution After execution. MOV A, #FFh A = 00h.A=FFh. CLR A

a) CLR bit

Function : clear bit

Description : This instruction clears a Indicated bit.

- \* The bit can be the casey flag, or any (bit - addressable' location in 8051.
- Bytes: 1.
- cycles: 1.
- operation: (c) (-0
  - Flags : CY.

Ex:-

CLR C ; CY=0

CLR P2.4; clear p2.5 (port 2's 5th pin is cleared) CLR P1.2; clear P1.2 (P1.2=0)

CLR ACC.7; clear D7 of accumulator (ACC.720)

er: 9> mov A, #FFh.

CLR ACC. 7

Bypre execution ACC = 11111111

After execution Acc = DILLILL

Scanned by CamScanner

ii) CLR C

Before execution.

111) CLR P1.2 .

Before execution. After execution. port 1 = 00100111 port 1 = 00100011

3 CPL A /

2

3

3

2

3

3

9

Function : complement Accumulator.

Description : This instruction complemente the contents q the Accumentator.

\* The aesult is 1'e complement of the accumulator 1.e 0's become 1's & 1's become zero.

Bytes: 1 cycles: 1. operation:  $(A) \leftarrow T(A)$   $T(A) \rightarrow NOT(A)$   $P(A) \rightarrow NOT(A)$   $P(A) \rightarrow NOT(A)$ A

EX:- CPLA. i) MOVA, #FFh. Before execution After execution. CPLA i) MOVA, # 00h. A = f/Fh A = 00h. A = f/Fh A = 00h. A = f/Fh A = 00h. A = f/Fh. A = f/Fh. A = f/Fh. A = f/Fh. A = f/Fh.

45 CPL bet Bytes: 2. cycles: 1 Function: complement bit Description: \* This instruction complements a specified single bit. \* The bit can be any bit addressable location in 8051. Flags : None.

EX:- CPL PO.3.

Before execution. P0.3 = 1 (I/p pin)

After Execution. PO.3=0 (0/p pin).

CPL P3.3. -

Bepore e	xecution.	After	Execution.
P3.3 = 0 (	Cold bio)		=1 (Hp pin).

5 CPL C

Function : complemente casey bit operation:  $(c) \leftarrow 7(c)$ Byles : 1 cycles : 1 Flags : CY

After execution. Bepose execution. (1) CY = 1.1) CY=0 il) cy = 0. 12) CY=1. 6) SETB C / Bytes: 1. cycles: 1 operation : (c)  $\leftarrow 1$ function: sets the casey bit Flage : cy. ex:- Before execution. After execution. 1) 04=0 i) CY=1 1i) CY=1 ii) cy=1. 7) SETB bit / Bytes: 2 cycles: 1 operation: (bit)  $\leftarrow 1$ . function: set specified bit. EX:- SETB P1.0 Bepore execution. After execution. P1.0=0 (of p pin) P1.0= 1 ( 1p pm).

<-\* > \* Jump instanctions are classified into 17 \* The Jump instruction which changes the these of the program by changing the contents et program counter. called Unconditional Jump. condition (NOT depends on any condition) is the program flow innerpective of the called conditional Jump the program flow to allow another part of program flow if creation condition exists is the program to sur. program flow whereas call temperasty changes is conditional Jump. 2> Unconditional Jump. Jump & call instructions change the A Jump permanently changes the The Jump instruction which changes JUMP & CALL Instructions

2 eperation: (pc) <- (pc)+3 Decemption: if the indicated bit is a one (1), Jump cycles all :flow if their values are not equal. P function : Jump if Bit set. JB bit, sel. Bytes compare the first two operands, & changes program The \* \* \* Jump on bit conditions. 2 to the address indicated; otherwise proceed CA  $\overline{\mathbf{u}}$  (bit) = 1 with the next instruction. Instruction: - CINE (compare & Jump if not equal) Then,  $(pc) \leftarrow (pc) + set$ . Shis initialiens that changes the program flow The bit tusted 12 not modified. compare byte & Tump if not regular. Jump unconditionally. caus a subsolutione. Return from a subsoutine. Decement byte & Jump if zero. instruction compares the magnitude (set -> setative address)

NOTE: Here : JB . PI.B, Here 11/ SETB PI-5 Acc. 6 = 1 0300 Ex:- Address. E mov pa,#55h ~~ Flags : None. Say Acc. 0= 1. Say Acc. 0 = 0. executes that address instruction. Jumps to the specified address (label) & Bepore execution. executes next Instruction of condition is True. then, processor of condition 0304. -0301 0302 Pc = 0300h. Pc = 0.300h. down : INC SO -JB Acc.o, down III) JE ACCD, Next IN) SETE PI.4 is false then, processor Next: Dec.A. THC A After execution Acc. 0=1 Pc = 0304h. ACC. 0 = 0, PC = 0.301Hear: JB PI.4 Here mov A,B.

a) JNB bit, sel

1
function: Jump 12 bit NOT set.
Description: If the indicated bet is a zero,
branch to the indecated address;
otherwise proceed with the next
instruction.
. The bit tested is not modified.
Flage: None
Byte : 3.
cycles : 2.
operation: $(Pc) \leftarrow (Pc) + 3$
If (bit)=0
then.
$(pc) \leftarrow (pc) + set.$
Ext-

Bay addre		Acc. 0 , 0	Lown.
0301	INC	RO	. 2
0302	1		•**
0803.	down: bec	R1.	
	1	Alla	orecut

After execution. Before execution.

1> PC = 0300h. # ACC 0 = 1

Say ACC. 0=1.

PC = 0301h.

Here ACC. 0=1, the condition is false, so processor executes next metauction ie INC RO.

11) PC = 0300 h.  $ACC.0 \ge 0$ PC = 0303.

Say Acc. 0=0.

Here the condition is Take, so processor Jump's to the address specified by the label & executes that instruction.

iii) SETBACC.0
 iii) JNB ACC.0, Next IV) CLR A
 here: JNB ACC.0, here INC A here: JNB ACC.0, here here
 mov R2, R3. Next: Dec A. MOV R2, R3.

\* If the desired bit is low, then processor proceeds with the next instruction is, executes next instruction.

Bytes : 3. cycles : 2. operation:  $(pc) \leftarrow (pc) + 3$ . If  $(b_{1}t) = 1$ Then (bit) + 0.

Scanned by CamScanner

## (pc) (- (pc)+sel.

 $ex:= 0.300 \quad \text{SETB} \quad ACC.T$   $0.301 \quad JBC \quad ACC.T, Next$   $0.302 \quad MOV \quad P1, A$  0.303 Next: INC R0.Before execution. After execution.  $ACC.T = 1 \qquad Acc.T = 0$  PC = 0.301. PC = 0.303.

A) JC target or JC all Function: Jump 12 causes is set is, cy=1. Flags : None. Description : If the carry flag is set, branch to the address indicated; otherwise proceed with the next instruction. Bytes: 2. cycles : 2. operation :  $(PC) \leftarrow (PC) + 2$ If (C)=1 Then.  $(PC) \leftarrow (PC) + acl.$ 

Ex:- Say  
adduss.  
SETB C. 4.  
0500 JC, next (Y20)  
0301 INCA 
$$+--1$$
 (Y21)  
Next Next INCRO.  
\* If (Y21), then Jumps to address specified by  
label.  
\* If (Y21), then Jumps to address specified by  
label.  
\* If (Y20), then executes next instruction.  
Seque execution After execution.  
 $(Y=1)$   $CY=1$   
 $PC = 0301$   $PC = 0345$ .  
5) JNC target or JNC sel.  
Function: Jump 19 NO casuy (CY20)  
Description: This instruction checks the casus flag.  
 $B = 14 CY20 - 34 \text{ casus} - CY20$   
Description: This instruction checks the casus flag.  
 $B = 14 CY20 - 34 \text{ casus} - CY20$   
Description: This instruction checks the casus flag.  
 $B = 14 CY20 - 34 \text{ casus} - CY20$   
Description: This instruction checks the casus flag.  
 $B = 14 CY20 - 34 \text{ casus} - CY20$   
Description: This instruction checks the casus flag.  
 $B = 14 CY20 - 34 \text{ casus} - CY20$   
 $C(PC) + C(PC) + 2e$   
 $Then (PC) + 2e^{2}$ 

## Flage : None

EC:- MOV A, #OFh. MOV B, #OFOh. Add a,b JNC, docon. INC RO. Addc a, #30h. JNC, down

down: mov 40h, a.

- \* This instantion checks the casey flag, if cy=0 (condition time), then jumps to the specified sabel. if cy=1 (condition false), then executes next instruction.
- 6/ JZ target or JZ 201 Function : Jump if A=0 (Jump if Accumulator Z00). Flags : None
  - Description: If all bits of the accumulator are zero, banch to the indicated address; Otherwise proceed with the next met.
    - Bytes : 2.
    - cycles : 2
  - operation: (PC) + (PC) + 2

Z1 A=0.

then, (PC) + (PC) + acl.

EI:- mov A, #01h. mov B, #02h. Add A, B. Jz, docon. INC RO.

> down: mov 40h, A end

\* If A =0, (condition is Tame) then Jumps to the address specified by the Label down. ie. mov 40h, A in above ex.

\* If A = 0, (condition is false). then proceeds with the next instruction. ie INC RO in above ex

7> JNX target or JNX rel. Function : Jump if accumulator 18 NOT X420. Flags : None.

Description: if any bit of the accumulator is a one, branch to the indicated address; otherwise proceed with the next metauction i.e., if A = 0 (True condition), then branch (Jump) to the indicated address. if A=0 (False condition), then proceed with the next instruction.

Bytes: 2 cycles: 2. operation:  $(pc) \leftarrow (pc) + 2$ If  $A \neq 0$ 

Then  $(pc) \leftarrow (pc) + sel$ .

Er:- MOV A, #OFh. MOV B, #OEOh. Add A, B. JNZ, docon. INC. Ro Adde A, #OIh. JNZ, down. INC RL.

docon: move 40h, A.

\* If A = 0 (True condition), then Jumps to the address specified by the label down i.e mov 40h, A.

\* If A=0 (false condition), then proceeds with the next instruction ie INC RO and INC Rs.

8} DJNX byte, taget or DJNZ byte, all-address. Function: Decrement and Jump of not zero.

Flags: None.

Description: In this instruction a byte is decremented, & 14 the accult is NOT zero it will Jump to. the target address.

DJNZ Rn, target (where nzo to 4)  
Byter: 2  
cycles: 2.  
operation: 
$$(Pc) \leftarrow (Pc) + 2$$
  
 $(Rn) \leftarrow (Rn) - 1$   
 $I_{I}(Rn) \neq 0$  i.e  $(Rn) > 0$  of  $(Rn) < 0$ .  
Then.  
 $(Pc) \leftarrow (Pc) + 3el$ .

#### ET:-

mov 30, # 30hmov 91, # 40h. mov 93, # 05h.

up: mov a,@20 addc a, #01h mov @21,a INC 21 INC 20. DJNZ 23,up end.

\* 1<sup>st</sup> decemente the contente of as register & then checks the condition ie  $93\pm0.9f$  as contents is not zero, then Jumps to the specified address indicated by the label.

\* If 23=0, (condition is false) then executes the next instruction. ie. end.

9} DINZ désect, sel	
Bytes : 2	
cycles : 2	
Flage : None	
operation: $(PC) \leftarrow (PC) + 2$	
$(direct) \leftarrow (direct) - 1$	
If direct = 0 ie (direct) >0 or (direct) <0	•
Then.	
$(pc) \leftarrow (pc) + ad$ .	
Ex:= mov = ao, # 30h. mov = ai, # 40h. mov = 40h, # 05h	
up: mov a j@20	
add a,#ah.	
mov @al,a	
INC R1	
INC RO.	
DINX ADD, up	
end.	
* 1st decemente the contents of 40h (address), the	un)
checks the condition is (40) = 0 is contents of 40	) ·

address so NOT Xero, then jumps to the specific address indicated by the label.

\* If (40) h = 0 (condition is false) then executes the next metauction 1.e, end.

NOTE :-

\* The target address can be no more than 128 bytes backward or 127 bytes forward, since it is a 2-byte instruction.

10} SJMP sel () SJMP 8-bit address. Function : shout Jump Description : program control branches unconditionally to the address indicated. Byti : 2 cycles : 2. eperation : (PC) ← (PC) + 2. Eange : -128 bytes to +127 bytes. Flags : None.

Ex:- Org coh. Drg och. BJMP OVER SJMP 30h. OVER: MOY A, #10h.

11) LJMP 16-bit address. Function: Long Jump Description: LJMP causes an unconditional bearch to the indicated address, by Loading the high order & Low order bytes of the PC respectively. Bytu: 3. cycles: 2. operation: (Pc)  $\leftarrow$  address (0-15). Frags: None Range: -32768 bytu: to +32767 bytu.

NOTE:- The destination may therefore be anywhere in the full 64K byter peogram address space.

12. JMP @A + DPTR

Function : Jump Indirect.

- Description : The JMP instruction is an unconditional Jump to a tagget address. The tagget address is provided by the total sum of seguter A & the DPTR register.
  - Bytes: 1.
  - cycles: 2.
  - operation: (PC) ~ (A) + (DPTR)
    - Flage : None.

NOTE: This instruction is not widely used.

\* Jump Instructions are classified into.

- 1) conditional Jump &
- 2) Unconditional Jump.

Scanned by CamScanner

1> Conditional Jump:-

★ Depending upon the condition i.e. Tall or falle, program branches (Jumps) to the specified address. i.e., If condition is tall → then JMP to specified label. If condition is false → NO Jump. Executes Next instruction

All conditional Jumps au short Jumps, meaning that the target address cannot be more than -128 byter backward to +127 byter forebard of the PC of the instruction following the Jump.
If the target address is beyond the -128 to +127 byte range, the assembles gives an error.
If the target address is beyond the -128 to +127 byte range, the assembles gives an error.

2) Unconditional Jump :-

Jumps to the specified address without any condition (unconditionally Jumps to the specified address).

The unconditional Jump instructions are of SJMP 8-bit address.

of LJMP 16-61t address.

3). JMP @A+DPTR.

1) BJMP :-

\* This is a 2-byte instruction. The 1st byte is the opcode & the second byte is the signed number, which is added to the PC of the instruction following the SIMP to get the tagget address.

\* .. In this Jump the target address must be within -128 to +127 bytes of the pc of the instruction

a) LJMP:-

\* This is a 3-byte instruction. The 1st byte is the opende & the next two bytes are the target address.

\* The LIMP is used to Jump to any address location within the 64 kbytes code space of 8051.

3 JMP @A + DPTR :-

\* The target address is provided by the total Sum of register A & the DPTR register.

\* This instruction is not widely used.

conditional Jump's :-

165 - Mazidi.

1) post direct :-

Function: Dush onto stack.

Description: The stack pointer is incremented by one. The contents of the indicated variable. If then copied into the internal RAM location. addressed by the stack pointer.

- Flags : None.
- Bytes: 2
- cycles : 2.
- operation :  $(SP) \leftarrow (SP) + 1$ 
  - ((SP)) + (direct)

#### NOTE :-

This instruction supports only direct addressing mode. .: The instruction such as "PUSH A" or "PUSH R3" are illegal instructions.

- Ex:- is push dech.
  - vohere EOh is the RAM address belonging to register A.
  - is push ozh.

where ozh is the RAM address of R3 of: Banko. 2) POP direct.

Bytes : 2.

cycles : 2.

Function: POP from the stack.

operation: This copies the byte pointed to by SP (stack pointer) to the location where direct address is indicated & decrements SP by 1.

Flags: None.

operation: (direct)  $\leftarrow$  ((SP))

 $(SP) \leftarrow (SP) - 1.$ 

#### NOTE :-

This instruction supports only direct addressing mode. . The instructions such as "POP A" or "POP R3" are illegal instructions.

EX:- i> POP DEOh.

where <u>EDh</u> is the RAM address belonging to register A.

is pop ozh.

where <u>D3h</u> is the RAM address of R3 of Bank O.

1) ACALL target address.

Function : Absolute call. Transfers control to a Subsolution Description : \* Acall unconditionally calls a subsolution located at the indicated address. The instruction increments the PC troke to obtain the address of the following instruct -ion, then pushes 16-bit result onto the stack (loco pader byte 1<sup>st</sup>) & increment the stack pointer to store high-order byte.

\* Acall is a 2-byte instruction, in which. 5-bits are used for the opcode & the remaining 11-bits are used for the target subsolutine address.

\* A 11-bit address limite the sange to or-bytes.

હયુષ્ય	:	2.
cycles	:	2.

Flage : None.

operation :

$$(Pc) \leftarrow (Pc) + 2.$$

$$(SP) \leftarrow (SP) + 1.$$

$$(SP) \leftarrow (Pc_{4-0})$$

$$(SP) \leftarrow (SP) + 1$$

$$(SP) \leftarrow (SP) + 1$$

$$(SP) \leftarrow (Pc_{15-8})$$

$$(Pc_{10-0}) \leftarrow page address.$$

2	. LCALL	16-bit	address.	

141 10-2

Function : Long call. Transfers control to a subsoutine. Byte : 3. cycles : 2

KNEE

Flage : None.

Description : I call call a subsolutione located at the indicated address. The instruction adde these to the program counter to generate the address of the next instauction & then pushes the 16-bit secult onto the stack (1° laver byte) incrementing the stack pointer by 2 & pushes higher byte.

> The subsoutine may . begin anywhere × in the full 64 K-byte program memory addues space.

operation:  $(pc) \leftarrow (pc) + 3$ . (SP)  $\leftarrow$  (SP) + 1 $((sp)) \leftarrow (pc_{q-0})$  $(8P) \leftarrow (SP) + 1$ ((SP) + (SP) + 1. ((SP)) (PC 15-0) (PC) ← address p-15.

- CALL Instructions: (Leall & Acall)
- \* call instauction transfers control to a subsolutione. There are two types of call:
  - 1) ACALL &
    - 2) LCALL.
- ACALL :- \* ACALL is a 2-byte instruction.
  \* In Acall, the taget address is within \$\$ bytes
  of the current program countre (PC).
- \* If a subsolutine is called, the pc (which has the address of the instruction after the Acall) is pushed onto the stack, & the stack pointer (SP) is incremented by 2.
- Then the program counter (PC) is loaded with the New address & control is transferred to the subsocitive.
  At the end of the procedure (subsocitive), when RET instruction is executed, PC is popped off the stack, which seturns control to the instruction after the CALL.

## & LCALL :-

\* LCALL is a 3-byte instanction in which one-byte is the opcode, & the other two bytes are the 16-bit address of the target subsourtine.

## > RET :-

Function : Return from Subsoutine.

Description: This instruction is used to return from a subsolutine previously entired by mets LCALL or ACALL. The top two bytes of the stack are popped in the program counter (PC) & program execution continues at this new address.

\* After popping the top two byter of the stack into the program counter, the stack pointer (SP) is decremented by 2.

Flage : None Byter : 1 cycles : 2.

operation: (PC15-8)

$$(SP) \leftarrow (SP)^{-1}$$
$$(PC_{d-0}) \leftarrow ((SP))$$
$$(SD) \leftarrow (SP)^{-1}$$

Function: · Return from interrupt. Bytes: 1. cycles: 2 Description: This is used at the end of an interrupt Service soutine (Interrupt handler). The top two bytes of the stack are popped into the program counter (PC), the stack pointer (SP) is decremented by Q.

operation:  $(PC_{15-8}) \leftarrow ((sP))$  $(8P) \leftarrow (SP) - 1$  $(P(_{7-0}) \leftarrow ((SP))$  $(SP) \leftarrow (SP) - 1.$ 

NOTE:

The RET instruction is used to at the end of a subsoutine associated with the ACALL & ACALL instructione, RETI must be used for the Interrupt service subsoutine.

# Compare & Tump Instructions

CJNE dest-byte, source-byte, target.

Function: compase and Jump if not equal. Description: The magnitudes of the source byte & destination byte are compared. If they are not equal, it jumps to the target.

Flag : cy.

1) CINE A, disect, sel address.

Bytes : 3.

cycles : 2.

operation:  $(pc) \leftarrow (pc) + 3$ 

If (A) <> (direct)

then.

(PC) + (PC) + selative address.

If (A) < (direct)

Then.

(c) ← 1

Else. (c)  $\leftarrow 0$ 

Flage : cy.

2) CINE A, # data, sel address.

Bytes : 3.

cycles : 2

Flage : cy.

operation :  $(pc) \leftarrow (pc) + 3$ .

If (A) <> data.

Then.

(PC) (PC) + selative address.

If (A) & data

Then .

 $(c) \leftarrow 1$ 

Else (c) ← 0

3) CINE Rn, ## data, sel. Byte : 3. cycle: : 2. operation:  $(PC) \leftarrow (PC) + 3.$ IF (Pn) <> data THEN  $(PC) \leftarrow (PC) +$  selative address IF (Pn) < data. THEN  $(C) \leftarrow 1.$ ELSE  $(C) \leftarrow 0$ 


Flage : cy.

A) CINE @ Ri, # data, sel.

Bytes: 3  
cycles: 2  
Flags: cy  
operation: 
$$(PC) \leftarrow (PC) + 3$$
  
IF  $((Ri)) < >$  data  
THEN  
 $(PC) \leftarrow (PC) + 3$   
IF  $(Ri) < data$   
THEN  
 $(PC) \leftarrow (PC) + 3$   
IF  $(Ri) < data$   
Then.  
 $(C) \leftarrow 1$ .  
Eve  $(C) \leftarrow 0$ .


### JUMP & CALL INSTRUCTIONS :-


\* Jump & call instructions replaces the contents of program counter (PC) with <u>New address</u> of <u>program execution to start</u> from that new address.



- fig O Jump Instruction Range.
- SADD -> short address.
- \* Jump or call instructions may have one of the
  - 3 sanges :-
  - s) lelative sange +127d to -128d.
  - 1) Absolute sange within a page (akbyte)
  - iii) long sange 0000 h to FFFFh.
- 1) Relative sange :-
  - \* The Jump can be weittin within -128 bytes (for backward Jump) or +127 bytes (for forward Jump) of memory selative to the address of cussent program counter (PC).
  - \* Jump or call instanction with anative sange will be of <u>2-byte instanctions</u>. The 1st byte is opende & second byte is anative address of tagget location.
- 11> Absolute Range:-
- \* In 8051, paogram memory is divided into logical divisions called pages each of 2K byte.
- \* Maximum size paogram memory is sakbyter. Size of each page is akbyter.

Scanned by CamScanner





\* This sange allows the Jump to any where in the memory location from 0000h to FFFFh.

\* The Jump or call instanctions with this sange will be of 3 byte instanctions in which 1st byte is opcode & and & 3rd bytes appresents the 16-bit address of target location.

Type of Jump or CALL	Ranger	No of bytu	example.
Relative Range	-128d to	2-byte instauctions.	JC, JNC, JB, JNB, JBC, JZ, JNZ, DJNZ, CJNE.
Absolute sange	korthin a page (QKbyte)	2- byte Instructions.	ACALL.
Long Range.	Anywhere. Within program memory (O-FFFFh)	3 - byte. instructions.	LCALL

Subnortine :-Subsortine is a program that may be used many times in the execution of a larger program. Subhoutine are the programs that are often used to perform tasks that need to be performed frequently. \* With the relevant figure, write a Sequence of events that occur in 8051 microcontroller when the CALL & RET instructions are executed Jan-10, 6M \* Explain with a next diagram, the Significance of Stack membry, whenever a CALL instruction is executed by the 8051 MC. June-08, 5M June-07, 5M Program Counter PCH PCL PCH SP + 2 SP + 1 PCL-SP + 1RET RETI Stack Area SP SP PCH . PCL Program Counter ACALL LCALL Interrupt Internal RAM When call instruction is executed the following Sequence of events olcury: 1) The netwin address of the next instruction after the call instruction will be in the phogram counter (pc). The networn address are pushed onto the Stack ise 1st lower Scanned by CamScanner

byte then higher byte. 3) The Stack pointer is incremented for each push on the stack ( thus Sp is Indemented, by 2) Then pc fetches the Subhoutine address. 4 The Subnortine is executed. 6) After executing RET instruction at the end of the Subhoritine, the netwin address is poped from the Stack & restores in PC. 7) Then Stack pointer is decremented for each pop (-thus Sp is decemented by 2). Differentiate between Jump & call Instructions. July-06, 4M \* Call Instruction SL Jump Instruction No Call Instituctions temperatily Jump Instructions permanently 1) Changes the phogham flow Changes the program flow Call Instructions Store the Jump Instructions wort Store 2 Itetuin address on Stack. Arothern address on Stack. call Instructions are used to Jump Instructions branches (Jump) 3> to the torget address call a Subtroutine. Conditional Call Instructions Conditional Jump Instructions 4 are Not available. ore areailable Jump trange Call manger 5 i) A call -> within a page (2Kb) i) Relatinee -> -128 d to +127d ii) Leall - Anywhere within 64 Kb. is Absolute -> Within a page ( 2Kb) iii) Long - Anywhere within 64K byte

Scanned by CamScanner

6.	et :-	ex:- Acall	
	SJMP, JNC, JNZ, JZ, JC JB etc	Lcall	
	* Differentiate between conditional Jump & Unicondition Jump		
SINO	Conditional Jump	unconditional Jump	
4	All Conditional Jumps able Short Jumps i.e 128d to +127d	Unconditional Jump may be LJMP & SJMP	
3	The Conditional Jump Inst's Changes the program flow if Certain Condition exists	issuspective of the Condition	
1	ex:- JNZ, JZ, JNC, JC, JB. etc	ex:- SJMP, LJMP.	
	* Specify the memory onea for bit level logical Instituctions Used in 8052 & lift bit level logical Inst's. June-09, 5M		
*	* 20h to 2Fh is the memory area used for bit level logical mitie		
	* List of bit Jeneel Jorgical Instractione: ANLC, bit & & CplC ANLC, / bit & LC, / bit		

5.

Y	Implatant Instituctions:-		
1) SWAP &1	1) SWAP & SWAPA :-		
Function	: Swap nibbles within	n the accumulator.	Steraro F.
Dercosption	: The Swap inetsuction interchanges the laws nibble (Ao-Az) with the upper nibble (Ay-Az) inside the Jugiston A.		
Buttes	: 1		
appected Eq:-	$\frac{1}{(A_{0-3})} \leftrightarrow (A_{4-7})$ $None$ $A, \# 59H$ $A$ $Before Execution Afton Execution$ $A = 59H$ $ie \cdot A = 01011001$ $ie \cdot A = 10010101$		
	ACHG: - XCH A, Byte Function : Exchange Accumulater (A) with byte variable.		
			The state of the second s
Description :	This intraction SI monistry A & the So	waps ( exchange) the	byte can be
1. AL	nogister A & the Source byte. The Source byte can be any negister & RAM Location.		
		0 11	CamScanner

Bytes : 1 cycles ; 1 operation : (A)  $\longleftrightarrow$  (Byte) Elage : None Eg:-3 XCH A, Rm mov A, #OFFh move Ra,#11h XCH A, Ra Before Execution After Execution A= FFh A=11h Ra=11h Ra=FFh ii) XCH A, disact mos A, #OFFh mov 40h, #11h XCH A, 40h Belfre Execution After Execution A=11h A = FFh Ra= FFh Ra= 11h 3) DAA :-Function: Decimal - adjust accumulator after addition Description : This intervection is used after addition of BCD numbers to consert the fieldt back to BCO.

Scanned by CamScanner

- The data is adjusted in the following two possible cases: >> It adds 6 to the lower 4-bits of accumulator if it is greater than 9 or if Ac=1
  - 3) It also adds 6 to the upper 4-bits of accumulater if it is greater than 9 & if Cy=1.
  - Bytes : 1 Cycles : 1

V

operation: If  $(A_{3-0}) > 9 \quad \forall \quad Ac = 1, \text{ then } (A_{3-0}) \leftarrow (A_{3-0}) + 6$ If  $(A_{7-4}) > 9 \quad \forall \quad CY = 1, \text{ then } (A_{7-4}) \leftarrow (A_{9-4}) + 6$ 

Flags: CY, AC.	
Eg:- > mov A, #47h	47 h
ADO A,#38h	+ 38 h
DAA	1 7Fh
	6
	85 h
$ \begin{array}{c} \text{ii} \\ \text{ii} \\ + 68 \text{ h} \\ \hline \text{Bd h} \end{array} $	
Here $B_{79} \notin d_{79}$ , So a <sup>1</sup> $B_{dh}$ <u>66h</u> (1) $33h$	dd 6 to each digit

## 4) XCHD A, @Rp OR XCHD A, @Ri

Function : Exchange digit

Description: The XCHD instruction exchanges only the lowernibble of accumulator (A3-0), with the lower nibble of the RAM location pointed by Rp Register. The higher-order nibble (bits 7-4) of each registers

are not affected.

- Bytes : 1
- cycles : 1

operation ;  $(A_{3-0}) \leftrightarrow (R_{P(3-0)})$ 

Flags : None

Eg:mov A, #OFFh mov R1, #50h mov Soh, #00h XCHD A, @R1

Before Execution	After Execution
A=FEh	A = Foh
R, = 50h	Ri= Soh
50h=00h	Soh = OFh

5 MUL AB	- In the second s
Function Description	: Multiply->(AX8) : The 8-bit Contents of A-register is multiplied with the 8-bit Contents of B-register. The 8-bit Contents of B-register. The 8-bit multiplication results in 16-bits result. Alter multiplication, the lower byte of the result is available in A-register & higher byte of the result is
	available in B-register
Bytu	: 1
cycles	: 4 Anegiston
operation	: 4 : (A) × (B) → { Higher byte 1 in A negister Lower byte 1 in B-negister of negutt
Flags	: CY, OV.
Eg:- mou A	,#05h 051x07h
more B	,#07h 00,23h

MUL AB

00,23 h BA

After Execution
A= 23h
B=ooh

6 SUBB A, S	Drc :-
Function : Description :	Subtract with bothow SUBB Subtracts the Soroce byte & the Corry Flag Arom the accumulator & puts the great in the accumulator.
Bytes :	1
V	1
openation :	(A) = (A) - (byte) - (c)
	cy, Ac, ov
Subb instruct	tion Sets the cashy Flag according to the following
i) destination byte	> Sorace -> cy=0, result is the
ii) destination byte	= Source -> CY=0, republe is 0 byte
iii) deflivedion byte	< Source -> Cy=1, result is -ve f in 2's byte Complement.
Eg:-	Half Friday Harrison Contraction
and the second second second	→ SUBB A, #25h → (A) = (A) - (25h) - (CY)
SUBB A, Rn -	$\rightarrow$ SUBB A, R <sub>o</sub> $\rightarrow$ (A) = (A) - (R <sub>o</sub> ) - (CY)
	$\rightarrow$ SUBB A, soh $\rightarrow (A) = (A) - (soh) - (CY)$
SUBB A, @R1-	→ SUBB A, @ R. $\rightarrow$ (A) = (A) - (R.) - (CY)

MOV C, b: - & MOV C, bit & MOV dett-bit, Source-bit

Function : More bit data from Source bit to destination bit. one of the openands must be the cosy flag; the other may be any directly addressable bit.

Description: The Single bit is moved to the Costy Elag.

Bytes 2 cycles : 1 operations: (c) <- (bit) Flags : CY

P

Eq:-

After Execution
C=1
P1.4=1

ii) MOV C, P1.4

Before Execution	After Execution
C ='X'	C = 0
P1.4=0	P1.4=0

8 DIV AB :-	
Function : Direide ->	(A)(B)
Description : Div AB di Contents d The accur	iverdes the Contents of accumulator by the of B-register. nulator receives the quatient & B-register the remainder.
Bytes : 1	
cycles : 4 operation : $(A)/(B)$ -	$\rightarrow \begin{cases} A = \text{Vusterd} \\ B = \text{Remainder} \end{cases}$
Flags: CY, OV	
Eg:- more A, #OFBh	FBh -> 251 d
-1- 1100 11, # 0, bit mou B, # 12h	$12h \rightarrow 18d$
DIV AB	13-> (A) 18) 251 234
	$\frac{30+}{17\rightarrow (B)}$

Before Execution	After Execution	
A = FBh (251d)	A = odh (13d)	
B = 12h (18d)	B=11h (17d)	

Alter executing the instruction, the Quotient is Stored in accumulator & the remainder is Stored in B-register.

9) MOVX :- MOVX dett-byte, Source-byte				
Movx :- Movx delt- age, source- age Function : Move external Description : This introduction thankfore data between external memory & register A, hence the 'X' is appended to Mov. The address of external memory location being - accessed can be 16-bit & 8-bit.				
Bytes : 1 cycles : 2				
operation : $(A) \leftarrow (R_1)$ Flags affected : None				
Eq:- MOVX A, @R, & MOVX A, @R: Where, $R_i = R_p = R_o \& R_1$ $Movx A, @R_o$				
more Ro, # 50h	Bellove Execution	After Execution		
more 50h, #FFh	A='XX'	A= FFh		
moux A, @Ro	Ro=Soh	Ro= 50h		
movex A, @Ro Soh = FFh Soh = FFh				
ii) MOVX A,@DPTR				
mov DpTR, #1234h	Before Execution	After Execution		
mov 1234h, #OFFh	A='xx'	A= FFh 1234h= FFh		
moux A, @ DPTR	1234 = FFh Optr = 1234h	DpTR = 1234h		

10) Move Function : Move Code Description : This instruction Loads the accumulator with a code byte & constant from program mendy. Bytes : 1 cycles : 2 Flags : None appetted > MOVE A, @ A + DPTR Eq:-> MOVC A, @ A+ pc Before Execution AFter Execution 1) MONC A, @ A+DPTR A=00h A= FFh DDTR = 1234h OPTR = 1234h . 1234h=FFh 1234h = FFh Code memory address Data N SETB :-> SETB C : Sets the covery flag bit Function Bytes : 1 cycles : 1 operation : (c)  $\leftarrow 1$ Before Execution Alter Execution Flage D CY=1 Cy=0 • CY affected 1i) CY=1 ii) Cy = 1

Scanned by CamScanner

No

# Microcontroller

<ul> <li>Differentiate between a milsopholeseller &amp; a milsocontedler Jan-09, 6M</li> <li>Give the comparison blu milsopholeseller e milsocontedler</li> <li>Bring out the architectual difference blu a milsopholeseller &amp; a milsocontedler.</li> <li>Jan 06, 6M</li> </ul>			
N0	Milow pho Callon	Microcordsoller	
A .	Arthmetic and Logic Unit Accumulator Working Register(s) Program Counter Program Counter Program Counter Stack Pointer Stack Pointer Clock Crout Lock Crout Stack Pointer Stack Pointer Circuits Fig : Block diagnam of Micaophocletish Microphycletish Containe ALU,	AU     Imar/Courter     VO       Accumulator     Port     Port       Register(s)     VO     Port       Internal     Internal     VO       RAM     Internal     Internal       RAM     Internal     Internal       Stack Pointer     Ooch     Circuits       Stack Pointer     Program Counter     Ooch       Fig: Block diagnam of MicenoContended     MicenoContended       MicenoContended     Containg - the	
	general puopose register, Stack pointer, program Counter,	circuitery of microphoceson & in addition it has built in ROM,	
	Clock timing CKt & Internupt CKt	RAM, I/o devices, timers & Counters.	


-	1	
3)	It has many interructions to move data blw membry 4 Cpu	It has one & two instructions to more data b/W membry 4 Cpu.
-¥	It has one & two bit handling instructions.	It has many bit handling intituctions, {ex:- CLRC, SETB P1.0 etc.,}
5	Less number of pine are - multigunctioned.	More number of pins are - multifunctioned.
-ÈJ	It has Single mensy map At data & code (prividen)	It has Sepanate mensy map Bi data & Code ( Phogram).
Ħ	Acces time Br membry & I/o dervices dre more.	Less access time for built-in memory & I/o dervices.
8	Microphoceffor based System requires more hardwoore	Microcontroller based System requires less hardwore reducing PCB Size & increasing the - reliability.
9	Microphocesson baled System is more flexible in design point of view. (R)	Less Flexible in design point of view. OR Fixed amount of ROM, RAM,
	of ROM, RAM etc., to be connected	Ilo porte on Chip.
2405	Expansive applications	Applications in which cost, Space & power are critical.
Ň	volatile	Not verlatile.

Limited number of instructions 13) Large number of internetions with few addressing model. with flexible addressing modes photoliter architectuores := 2012 Computer auchitection (OP.) \* Every processor needs to Store the Code (instructions) & also the data. Depending on how there are Stored in memory of how the memory is accepted, the processor architectures are Cassified into VON-NEUMANN & princeton orchitecture V HAR VARD ouchitecture. 3) Memory Instruction Program Data decoder code CPU Address Memory 6 Data with control unit registers

Figure Block diagram of Von Neumann Architecture.

Control

Stack



Þ	Distinguish Harvord of phinceton	auchitecture with diagrams. Jan-07, 611
à	Explain the difference blu llave	troad & von-Neumann oschetectus
		Jan - 01, 4M
NO	Von-Neumann 81 Princeton architecture.	Harvord architecture
À	Block diagram	Block diagram.
- 07	It was Single memby Space At both Instructions & data. It is also Called Streed program Computer.	H has Separate priogram - memory & data memory.
3)	It is not possible to Petch-the instruction Code & data.	Instruction code & data can be fetched Simultaneously
LAY AN	Execution of Inthuction takes more Instruction (machine) cycle Uses CISC processor	
A)	Main feature is "pre-fetching"	User RISC processor. Main feature is instruction "parallelism"
Ŧ	The computer based on phinceton architectuore are allo Known as contoral flow & control driven computers.	They are also called of data Flow & data driver photospiller.

SL No	Risc	CISC
ÿ	Multiple negistor Set	Single Register Set
5	Few addressing model & mott instructions have register to register addressing mode.	Many addressing modes.
Ľ	Fixed Amot intructions	variable Brnot Instructions
4	Highly pipelined	Loss pipolined
\$	Conditional Jump can be based	conditional Jump is usually
14	Conditional Jump can be based on a bit any where in memory.	based on the Status negitter bit.
P)	complexity is in the compiles	complexity is in the micro-
10×	complex addressing modes are	Supporté complex addressing
	Synthesized in Software	moder.
J)	eg:- PIC Microcontrolley Series	eg:- 8085, 8086, MC6800, Z-80 8
		8051 microcontrolley.
	Crocontroller -	

Microcontroller contains the concuiting of microphocesson & in addition it has built in ROM, RAM, I/o devices, times & counters.

Mic	rocontrolles, Surrey:-	5. -		
j) 4	- bit microcontrolles:	-		
* C	pu can handle on	4-bit of do	ta at a tim	e.
	Fixe micro controller very Small appliances.		ed 1 <sup>st</sup> & Ore ?	Still used in
Ap	plications: - In	Toys.		
Eg	<u>;-</u>			
SL No	Manufactures	Mordel	Ram	Rom
1	Hitachi	HMCS40	32-bytes	512 bytes
£	Tohiba	TLCS47	128 bytes	2K-bytes
-				

i) 8-bit Microcontevolles:-

\* CPU can handle 8-bits at a time

- \* 8-bit Size of dota is proven to be very weeful dota Size because ASCII data is Stored in 8-bit formats. This makes 8-bits a good choice for dota communication.
- \* Mott of memby Ic's are advanged in 8-bit configuration, which can be introduced early to data buses of 8-bits. Applications:-

Variety of applications that inreduce limited calculations of Simple control operations Such as Walking Machines, TV etc.. Eg:-

Marufactures	Model	No of pine	Ram	Rom
Intel	8051	40	128	4K.byte
Intel	8052	40	256	8K-byte

iii) 16-bit Microcontroller:-

\* cpu can handle only two bytes at a time.

\* Designed för high Speed/high polformæine application. These phoreide lærge program & data mensy Space för möre flexible I/o Capabilitie, greater Speed & Left cat than any previous microconterollers

Intel 800196 64		
	1-Kbite	32-Kbytes
Hitachi H8/532 84	232- Kbyta	8 - Khytes

32-bit Microcontadles :-

\* CPU can handle 32-bit data at a time

\* Designed An applications Such as notootics control, highly intelligent instrumentation, image processing & other high end control Systems.

eg:- Intel 80960 ARM phocessors. \* What Criteria de designess consider in choosing microcontroller? July-08, 6M


There are a Wide voriety of microcontroller arealable in the morket. Program written Por one (microcontroller) will not run on others. The Choice of the microcontroller is determined by three parameters:

- 1) It mutt perform the hervined talk efficiently & effectively i.e. i) Speed
  - is Amount of RAM & ROM on chip
  - iii) power consumption
  - iv) The number of I/o ping & the times on the chip
  - V) Cost per unit
  - Vi> Ease of upgrading
  - VII) packaging The number of pine & the packaging format. This determines the hequired space & alsembly Layout.

Availability of Softwoore dereelopement tools Such as compilors, assemblers & debuggery.

3) Availability & reliable Source for the microcontroller.

Jan - 09, 6M 1) Lift the Salient features of 8051 milerocontridier Jan-07, 5M List the Specific features of 8051 microcontroller 2 The Salient features of 8051 miliorondroller are:-1) 8-64 Cpu 2 Internal Rom of 4-Kbytes 3) Internal RAM of 128-bytes 4) 32-Ilo pin Two 16-bit Timers Counters (To & T1) \$ 6) 8- 6th Stark pointer (Sp) 7) 8-bit phogram Statu Word (PSW) 8) 16-bit phogram Counter (PC) & Data pointer (DPTR) 9> 6 Interrupt Sources with predity levels 10) Full duplex Social data Thornmitter Received 1) on- Chip deillotte circuite



Pine 1-8 : Port 1 :-Each of these pins can be configured as I p & op pine. Pin 9: RST (Relat) :-It is a active high Signal, When a Pulse (Sayume Hare) is applied to this pin, microcontroller will terminate all its activities of Repet. Phogram Country is loaded with 0000. Pine 10-14: Pott 3:-Each of these pine can be configured as I/P & op ping. 8051 has Serial data communication circuits that use SBUF register to hold the data & SCON' to Control the data communication. \* The data is Thansmitted out of 8051 Howayh the Txo line. \* The data is <u>received</u> by 8051 Horough the Rxo line. Pin 12: INTO :- ) Interrupt 0 & Interrupt 1 are two Interrupt Pins that one thiggoed by external counts. Pin 13: INT1 :-Pins 14 \$15: To \$ T1: - The 8051 has two 16-bit Timery/Countery. To -> Timero negister (16-bit) T1 -> Times 1 register (16-bit)

* They can be used either as Timers to generate a time delay &
as counters to count events happening outside the microcondolla
Each 16-bit registions can be accessed at two Separate 8-bit -
registers.
Pins 16 & 17: RD & WR :- These one active low pine
When RD = 0, microcontroller reads the data from external RAM.
When WR = 0, microcontrollog White the dose into external RAM.
Pine 18419: XTAL24XTAL1:-
Crystal or 8051 DIP Ceramic Resonator ] 8051 DIP
19 XTAL1
Sour Crystal or Ceramic Resonator Oscillator Circuit

- \* The 8051 has an on-chip decillator but requires an external clock to run it. A Questa crystal decillator is connected to I/p's XTALL & XTALL with two capacity having values 30 pF.
- \* If an external Prequency (Prom AFO) have to be applied, -then it must be applied b/W XTALL & GND. XTALL must be left open.

\* accillator frequency may vory from IOMHZ to 40MHZ. Pin do: VSS:-

It is a ground pin.


Pins al-28: Potta:-IP external memory is not used, these pine can be used as I/p2 & o/p2. \* If external memory is wed then the higher address i.e. Ag-A15 will appear on this part. Pin 29: PSEN (Program Store Enable):-If the memory access is for the byte of program code in the ROM, then PSEN Signal goes low & the data byte from the ROM is placed on the data bus. Pin 30: ALE (Address Latch Enable) :-When ALE=1, port 0 is providing Lower order address. (A, -A,) When ALE=0, Port 0 is used of data lines. Pin 31: EA (External Access) :-This Pin is used whenever external memory is used. \* When EA is connected to Vccie EA=1, code is Stored in internal ROM. The program is fatched from address location . 0000 to OFFFh. \* When EA is connected to GIND is EA = 0, Code is Stored in external ROM. The program is fetched from address Jocation 0000 to FFFFh.

Ping 32-39: poto:- If external memory is not used, then there ping can be used of Ipr & oppr.

* If external member will appear on this	- <del>7</del>	n the lower	1 address i.e. A A.
Pin 40: VCC :- [	)c power Supp	ly +5V _18 (1	mnected to this pin:
1) Explain the function i) EA ii) ALE iii) R	n of the follow ST iv) PSEN	ing pine of	8051 June-04,8M
2051 Michardonden;- has got RAM, ROM, & Single Chip.	It is a 8 timere, 1 Son	- bit miloroce ial port & 4 o	introller which
Fentures of 8051:-	Features	of the 8051	
	Feature	Quantity	
	ROM	4K bytes	
- 2"	RAM	128 bytes	
	Timer	2	
	I/O pins	32	
	Serial port	1	
	Interrupt sources	6	


Table	Comparison of 8051 Family Members

Feature	8051	8052	8031
ROM (on-chip program space in bytes)	4K	8K	0K
RAM (bytes)	128	256	128
Timers	2	3	2
I/O pins	32	32	32
Serial port	1	1	1
Interrupt sources	6	8	6
			-



## Certical procetting unit (CPU) :-

- \* The 8051 Cpu consists of 8-bit with metic & Logic Unit with allociated negistere Like A, B, PSW, Sp, 16-bit program Counter & "Deter pointer negisters" (DPTR).
- \* The 8051's ALU Can perform duthmetic & Logic Functions on 8-bit voriables. The continuetic unit performs addition, Subtraction, multiplication & division.
- \* The Logic unit can perform Logical operations Such as AND, or & EX-OR, as well as notate, clease & complement.



\* The 8051 has 128-byte Internal RAM. The Internal RAM of 8051 is Sygnized into there distinct and 1) Working Jugiston V a) Rit addusable registery V 3) General propose registers. Working Jugister : -The 1st 32-bytes from address och to 1Fh of Internal RAM Constituter 32 Working registers i.e. Banko -> 8 Jugistors (Ro-R7) : och to 07h Bark 1 -> 8 register (Ro-R7) : 08h to OFh Banka -> 8 registors (Ro-Rz) : 10h to 17h Bank 3 -> 8 registers (Ro-R7) : 18h to 1Fh \* Bits RS, & RS1 in the PSW determine Which bank of registers is custiently in use. \* When 8051 is RESET, the BANKO is Selected. Bit addressable register :-× The 8051 proverder 16-bytes of a bit addressable obrea. It occupies RAM Obea from <u>Joh to JFh</u>, forming a total of <u>138</u> addressable bits. (16 bytes x 8-bits = 128-bits) General puopose registers :-The RAM area above bit addressable

area from <u>30h to 7Fh</u> is called general purpose RAM. If addressable of byte. INTERNAL ROM :- ~

- \* The 8051 has 4-Khyter of Internal Rom With address Space from 0000h to CFFFh.
- \* The phogram address higher Than OFFFH, which exceeds the internal ROM capacity will cause the 8051 to adomatically fetch code bytes from external program membry.

OFFEN 4-Koupe

0000h

A gregiston (Accumulator) :~

- \* Accumulater is a 8-bit register & is widely used for many operations like addition, Subtraction, multiplication, diversion & bodean bit manipulations.
- \* The A-negistor is also used for all data thankford b/w the 8051 and any external memory.

B-negiston: - V

The B-negister is used with the A-negister for multiplication & division operations & has no other Function other than as a Location where data may be Stored.

STACK pointer (8 - Lit) :-

- \* The Stack nefers to an area of Internal RAM used by the Cpu to <u>Sittle & netrierce (take back)</u> data quickly.
- \* The negister used to accept the Stack is called the <u>Stack</u> pointer (SP) negister.
- \* The Stack pointer register is used by the 8051 to hold an -

Internal RAM address that is called the Top of the Stack. \* When '8051 is RESET, the Sp is Set to 07h. \* The Staing of a cpu register in the Stack is called a PUSH. \* Loading the contents of the Stack back into the CPU negister is called a pop. 16-bit OPTR Data pointes, (DPTR) :- ~ OPL DPH 83h 821 \* DPTR is a 16-bit register, which holds a 8- bit 8-bit 16-bit address. \* OPTR can be Splitted into two parts: > DPH -> Data pointer high byte having Internal address 83h. 2) DPL -> Data pointer Low byte having Internal address 82h. [ The DATR does not have a Single Internal address ] Program Counter (Pc):- V \* PC is a 16-bit negister which holde the address of the next instruction to be executed. The PC is automatically incommented after every instruction byte is fetched. \* The 8051 has 16-bit pc hence it can address upto 316 bytes i.e. 2<sup>16</sup> = 64 K-bytes of memory. { PC is the only negister that does not have an Internal address.} Ib-olb ber (Ilo berr):-The 8051 has 32 I/o pin configuored as Four 8-bit parallel ports ie. Pato, Part 1, Pat 2 & part 3.

\* All Forei parts are <u>bi-directional</u> i.e. each pin can be configured as I/p a of under Software control.

Timer & counter: -

- \* 8051 We two 16-bit regulier namely To 4 T1 either Br Timer & Counter.
- \* The two Times & Counter one divided into Two 8-bit negittors called Times low (TLO, TLI) and Times High (THO & THI).

Program Status Werd (PSW) & Flag register :-01 Do D4 ... D3 P2 Dr CY AC **PO** RS1 RS0 ov MSB Carry Flag (CY) :-After porforming continuetic & loge operation of -there is a callyout from the MSB (Dy - bit) then CY = 1, Therewile Cy=0. Auxiliary Coony Flag (AC):-After performing orithmetic & logic operation if a casery is generated from D3 to D4 bit then AC=1, otherwise AC = 0. RS1 & RS0 :- Register Bank Selector.

RS1	RSO	Register Bank	Address
0	0	0	00H - 07H
0	1	1	08H - 0FH
1	0	2	10H - 17H
1	1	3	18H - 1FH
			1

Overflow Flag (ov) :-OV Flag is Set to 1 if either of the following two conditions occurs: 1) There is a casery from Do to Dy but NO casery out of Dy (CY=0) 2) There is a casery gut from Dy bit (CY=1) but NO casery known De = D-D- - bit. Posity Flag (P) :posity flag indicates the number of 1's present in the accumulator. \* If the number of 1's in the accumulater is odd then P=1. \* It the number of 1's in the accumulator is Even then P=0. Special Function Registers: (SFR):-The operations of 8051 are done by a group of Specific integral negistion, each called a Special Function Register (SFR).

1) Explain the Significance of processor Status word. Briefly discuss
1) Explain the Significance of proceeder Status word. Briefly discuss PSW register of 8051. Model, 4M July-06, 6M
* The PSW is an 8-bit register. It is also called as Flag register.
out of these only 6-bits of PSW negitters are used & 2-bits are
unused. (moth flag)
* 4 flags are called conditional flags because three 4 flags -
Indicates Some Conditions that negults after an Instruction is
executed. i.e. Coory Plag, Auxiliary coory flag, parity flag & overflow flag.
etecuted. Le. Corry Flag, Hutchicory Coopy Flag, parity flag & overflow flag.

RS1	RSO	<b>Register Bank</b>	Address
0	0	0	00H - 07H
)	1	1	08H - 0FH
	0	2	10H - 17H
	1	3	18H - 1FH

• •

.

1

overflow Flag (ov) :- ~ \* In 8-bit Signed number operations, av is Set to 1 if either of the following two conditions occurs. 1) There is a casery from De to Dy but No casery out of Dy (CY=0) a) There is a cassing out from Dy (CY=1) but No cassy from D6 to D7. - (1) 1000 0000  $E_{g}:-$  -128  $\longrightarrow$  80h CPU - 2 Result -> +126 FEh 1111 1110 FEh 0111 1110 \* OV=1 because cooryout Arom D7 & NO coory Arom D6 to D7. \* Result is Whong because CPU Shows answer as + 126 1 instead of -130d. Parity Flag (P):-Posity Flag indicates the number of 1's present in the accumulator. \* If the number of 1's in the accumulator is odd then P=1. \* If the number of 1's in the accumulator is even then P=0. Eg :-A= 00011000 -> P=0 : Number of 1's One even \* If A = 10001100 -> P=1 : Number of 1's are odd X Il

## Ptublem: -

1) Show the contents of the DSW register after the execution of the following instructions.

MOV A, #9CH ADD A, #64H

Sd:-

 $\begin{array}{ccc}
9CH & \longrightarrow & 0110 & 0100 \\
+64H & \longrightarrow & 0110 & 0100 \\
\hline
100H & & 1000 & 0000 \\
\end{array}$ 

⇒ CY = 1: Since there is a Cashy beyond the Dq - bit
⇒ AC = 1: Since there is a Cashy from D3 to D4 bit

P=0: Since the accumulater has an even number of 1's i.e. it has Zeto 1's.
SRS0=0: )

3> Fo = 0 : unused, hence 0.

BF

+1B

DA

6 OV = 0 : Since there is cashy from D<sub>6</sub> to D<sub>7</sub> 4 a cashy out from P psw.1=0 : Not wed, hence o Dq-bit.

. The contents of PSW is 11000000 ie. COh.

a) Show the contents of the PSW negitter often the addition of BFH & 1BH in the following instruction. MOV A, #0BFH ADD A, #1BH

1011

0001

1 1 0 1. 1010

1 3 32

The bits of PEW are as follows: ) CY=0: Since these is no costy beyond the Dq-bit Ac=1: Since there is a casery from the Dg to the Dy bit. 2> United, hence 0. Fo=0: 3 4) RS1=0: By default, Banko is Selected 5) RSO=0: By default, Banko is Selected. 6) OV = 0: Since there is NO Catory Prom D6 to D7 7) PSW.1=0: Not when, hence 0. 8) P=1: Since there is an odd number of 1's in the accumulator \* The contents of the PSW is thus 01000001 i.e. 41h

Special Function register: - (SFR)

	Name	Function	Internal RAM address (HEX)
• 3	A	Accumulator	0E0
	в	Arithmetic	OF0
۰.	DPH	Addressing external memory	83
	DPL	Addressing external memory	82
	IE	Interrupt enable control	0A8
	IP	Interrupt priority	0B8
	P0	Input/output port latch	80
	P1	Input/output port latch	90
	P2	Input/output port latch	A0
	P3	Input/output port latch	0B0
	PCON	Power control	87
	PSW	Program status word	0D0
	SCON	Serial port control	98
	SBUF	Serial port data buffer	99
	SP	Stack pointer	81
	TMOD	Timer/counter mode control	89
	TCON	Timer/counter control	88
	TLO	Timer 0 low byte	8A .
	THO	Timer 0 high byte	8C
	TL1	Timer 1 low byte	8B
	THI	Timer 1 high byte	8D

Tuly	- 08,	5M
Jul	y - 07	,5M

*	The 8051 open	tions that d	o not	ye th	e internal	128 - bijte	RAM	-
	address from	Och to 7Fh.	•					

- \* The operations of 8051 are done by a group of Specific internal registers, each called a Special Function Register "SFR".
- \* The SFR's may be accepted by their names &1 by wing addresses from 80h to FFh.
- \* Not all the addresser from 80h to FFh are used for SFR's. If we attempt to use an address that is not defined or empty, results in unpredictable results.

NOTE:-The phogram Counter (PC) is not post of the SFR & has NO Internal RAM address.

\* List out the different bit addressable SFR: available in 8051.

Jan - 06, 4M

Bit addressable SFR's available in 8051 are Shown below

-

Symbol Name		Address
ACC accumulator		0E0H
• 8	B Register	0F0H
• PSW	Program Status Word	0D0H
• P0	Port 0	80H
• P1	Port 1	90H
• P2	Port 2	0A0H
• P3	Port 3	0B0H
· IP	Interrupt Priority Control	0B8H
• IE	IE Interrupt Enable Control	
TCON Timmer/Counter Control		0A8H 88H
SCON	Serial Control	98H

NOTE: - { Dont hemember}

Byte address	Bit address	
FF		
FO	F7 F6 F5 F4 F3 F2 F1 F0	в
EO	E7 E6 E5 E4 E3 E2 E1 E0	ACC
DO	D7 D6 D5 D4 D3 D2 D1 D0	PSW
88	BC BB BA B9 B8	IP
B0	B7 B6 B5 B4 B3 B2 B1 B0	P3
84	AF AC AB AA A9 A8	IE
٥A	A7 A6 A5 A4 A3 A2 A1 A0	P2
99	not bit-addressable	SBUF
98	9F 9E 9D 9C 9B 9A 99 98	SCON
90	97 96 95 94 93 92 91 90	P1
	not bit-addressable	TH1
8D	not bit-addressable	THO
8C	not bit-addressable	TLI
8B	not bit-addressable	TLO
8A	not bit-addressable	TMOD
89		TCON
88	not bit-addressable	PCON
87		1 - 1 - u
83	• not bit-addressable	DРĤ
82	not bit-addressable	DPL
81	not bit-addressable	SP
80	87 86 85 84 83 82 81 80	PO
	Special Function Registers	

Figure

SFR RAM Address (Byte and Bit)


C Explain the mensy 'Eigenization in 8051 microcontroller 1) Jan-09,8M With neat diagrams, give the details of program memory & Ý Model, 8M data mensy q. 8051. Onaw & explain the memory Structure of 8051 3> 6M \$ Explain the Internal RAM Eigenization of 8051 milliocontroller. The membry Eganization of 8051 microcontroller is classified into \* two types: Data Memby (RAM) program Mensy (ROM) Data Memory & Internal RAM:-D Byte Address Byte Address 7F 1F R7 **R6** 1E 1D **R**5 10 R4 Bank 18 **R3 R2** 1A 19 **R1** 18 RO 17 **R7** 16 **R6** 15 R5 Bank 2 14 R4 13 R3 12 R2 11 R1 Byte Bit Address Addresses 10 RO OF **R7** 7F 2F 78 0E R6 2E 77 70 0D **R**5 2D 6F 68 0C R4 2C Bank 1 67 60 0B R3 2B 5F 58 0A **R2** 57 50 2A 09 **R1** 29 4F 48 08 RO 47 28 40 Ō7 **R7** 27 3F 38 06 RS 26 37 30 05 **R**5 25 2F 28 Bank 0 04 R4 24 27 20 03 R3 23 1F 18 02 R2 22 17 10 01 **R1** 21 OF 80 RO 00 20 07 00 30 7 0 Working Bit Addressable **General Purpose** Registers A ....

- \* The 8051 has <u>128-byte</u> Internal RAM. The internal RAM of 8051
  is dryanized into three ditlinct Orear.
  1) Working Registers
  2) Bit addressable registers 4
  3) Bit addressable registers.
  1) Working Register: -
- \* The 1st 32 bytes from address och to 1Fh of Internal RAM constitutes 32 Working registers i.e.

SL No	Bank	No of registers	Regitter Name	Addrefs hange
4	Banko	8	$R_0 - R_{\Psi}$	00h ±07h
ð	Bank 1	8	Ro- R4	Osh to Ofh
3	Bank 2	8	$R_0 - R_{F}$	10h = 17h
Ŕ	Bank 3	8	Ro-Rq	18h 5 1Fh

- \* Each negister can be addressed by name & by its RAM address. \* only one negister bank is in use at a time.
- \* Bits RSO & RS1 in the PSW determine Which bank of registery is Custertly in we.
- \* When 8051 is RESET, the BANKO is Selected.
- 2) Bit addressable register :-
- \* The 8051 provides 16-bytes of a bit addressable orea. It occupies RAM orea from Joh to JFh, forming a total of 128 addressable bits (i.e. 16 bytes × 8-bits = 128 bits)
- \* The addressable bit may be Specified by its bit address of och to 7Fh

31 8-bit may form any byte address from Joh to 2Fh. L eg:-\* Bit address 4F.h refer bit 7 of the byte address 29h. Bit address 4Eh report bit 6 of the byte address 39h. × \* Mainly used Ar a binary event Such as SWITCH ON, Light, OFF etc 3) Genoral purpose register:-The RAM area above bit addressable area from 30h to 7Fh is called general purpose RAM. It is addregable as byte. I) program memby (ROM) program memory is classified into: > Internal Rom ~ a) External Rom OFFFh 4-Kbyte 1) Internal ROM:-\* The 8051 has 4-Kbyte of Internal ROM 0000h With address hanges from 0000h to OFFFh. \* The 8051 has control pine Such as PSEN (program Store Enable) & EA (External access) that determines whether external memby is accepted & Internal memby is accepted. \* IF EA Pin is Connected to VCC (usually +5V), then the phogram memory accessed by the chip is Internal memory.




8051 oscillator & Jock :-

i) Explain the dicillation circuit & timing of 8051 microcontroller Jan - 07,6M


3) Explain Will neat ike diagiam how the clock circuit Wills Jan-08, 14M


- \* All internal operations of the 8051 are Synchronized by the clock pulses. These clock pulses are generated by using decillater CKt.
- \* The 8051 provider XTAL1 & XTAL2 pins for Connecting a repondent network to form an obcillator as Shown in Fig ().




\* The decillator circuit consist of quartz crystal & capacitor. \* The Crystal Prequency is the basic internal Clock Prequency of -the mileroconderdler. \* The minimum operating frequencies for 8051 are -typically 1. MH3 to 16MH3 Auspectively. **P1** P2 P2 P2 **P1** P2 P1 P2 **P1** P2 **P1** P2 **P1** Oscillator Frecuency State 6 State 5 State 1 State 2 State 4 State 3 One Machine Cycle Address Latch Enable (ALE) 8051 Timing \* In 8051 one machine cycle consists of <u>6 states</u> numbered 5, to S6 i.e. one Machine cycle = 6 Strates \* Each States consists of two oscillator pulses. one State = 2 scillater pulser ie. \* The machine cycle is defined as the Smallest interval of time needed to execute (accomplish) any Simple instruction. \* Intructions may required one, two & four machine cycles to execute any instructions depending on the type of instructions. \* When microcontrolley is RESET, intouctions are fetched & executed by microcontroller automatically begining with the instruction located at ROM membry address booch. \* Time needed to execute an inet Suction is calculated of: CXIad Tiret = Orystal Arequency

- Where "Tinet" is the time for instruction to be executed 'C' is the number of machine cycles & 'p' is the crystal frequency. \* In fig 2, there are two ALE pully per machine cycle. These ALE pulses are used for external memory access. \* Instructions which one two byte long can be fetched & executed in one machine cycle. \* Single byte instructions are not executed in a half machine Cycle, howeveer Single byte instructions "-Horow-away" the and bytes (Which is the 1st byte of the next Inttruction) \* The next inthruction is then fetched in the following machine cycle. (i.e. in next machine cycle) 1) calculate the machine cycle of the crystal frequency is is 16MH3 is 12MH3 Sil:- i) Time period for one puble =  $\frac{1}{p} = \frac{1}{16 \times 10^6} = 0.0625$  yer one machine cycle = 12 pulses . one machine cycle time = 0.0625 Mec × 12 = 0.75 Mec 1) Time period for one pulse =  $\frac{1}{p} = \frac{1}{12 \times 10^6} = \frac{0.0833 \text{ Her}}{0.0833 \text{ Her}}$ 
  - one machine Cycle = 12 pulles
  - . one machine cycle time = 0.0833-usec × 12 = 14ec





Jan-09,8M Jan-06,8M \* Draw a Schematic to interface external ROM & RAM to 8051. How to access them? Jan-08,8M July - 07, 8M AO-A7 D0-D7 Port 0 Port 2 A8-A15 ALE Latch Address ALE Pulse External Memory Addressing **PSEN** Pulse **PSEN** Enable ROM Reading ROM Using PSEN Read Pulse RD Enable Read Write Pulse WR Enable Write Accessing RAM Using RD or WR Accepting RAM :-\* The 8051 Can address upto 64K-bytes of external data mensy. The "Movx" introduction is used to accept the external data mendy. The Internal data memory is divided into SL Internal RAM Address mange Resitter No negitter, bit addressable ooh-7Fh L) Lower 128 byte Working negistin & general purpose negistan Upper 128 byte 80h - FFh SFR negitteri. \* The SFR fregistors are accessed by Indirect addressing only. \* The Lower 128 bytes are accelled either by direct addressing or



- \* porto is a multiplexed address/data bus.
  - When ALE=1, part o Contains address bus  $(A_0 A_7)$ When ALE=0, part o Contains data bus  $(D_0 - D_7)$
- \* The 74LS373 is used to demuttiplex address & data bus.
- \* The 74LS373 will be enabled when ALE is high, So 0/p of 74LS373 has lower order address A. - A. as Shown in Figure.
- \* program Store Enable (PSEN) pin is an active low pin, which is used to activeate ofpenable Signal of the external Rom/EpRom as Shown in Figure 3.
- \* When 8051 has to access program Code Arom an external Rom, PSEN is connected to the enable pin (DE) of the Rom Chip
- \* To access the program Code, EA must be grounded then -PSEN will go low, to enable the external ROM to place a byte of program Code on the data bus.





Fig. Accessing external program memory



\* The 8051 address bus is 16-bit (Ao-Ais)
\* porto has multiplexed address/data bus (AD-AD7), it prioreides lower byte address (Ao-A7) of 16-bit address.
\* The ALE Signal is used to <u>demultiplex</u> (Separate) lower order address bus (Ao-A7) & data bus Signal (Do-D7).
\* When <u>ALE=1</u>, porto contains address bus & When <u>ALE=0</u>, porto contains data bus.
So we use Fulsoffs to demultiplex address & data bus.
\* When extremal Rom is to access (Freed),

PSEN=0, ROM is enabled & a byte of data is placed on the data by.

\* RD & WR pins are used when a RAM has to be accepted. When RD=0, a data byte can be gread from a RAM location. When WR=0, a data byte can be written into a RAM location.

10 parts :-\* A post is a pin where data can be thankfoored between 8051 and an external develce. The 8051 has Ford 8- bits pott Po, P1, Pa & P3. \* Each port has a O-type Flip-flop for each pin & each pine can be either used of I/p & olp pin under Made Software Control. - P3t 0 :-June - 07, 8M Dreaw the Skatch of the pion configuoration of post 0 pine of × explain the volions operations performed by the pins of port o. Hordware Configuration of post 0 × June-06, 5M Jan-07, 6M Control Signals Vcc Enhancement-Address/Data Mode FET Read Latch Bit **Two Oscillator** TB 8. Periods Depletion-Mode FET Vcc mı Internal Bus D Control Pin Internal FET Pullup Write to Latch CL õ Logic 0.X Port SFR Latch Port O Pin Configuration TRI Read Pin Data \* part o is an 8-bit, bit addressable I/p-olp port. It is also used as a bi-directional low-order address & dota buy for external memory. 기p p8t:an Ip pin, 1st we must write 1'(logic ye each pin To 4 ★ 6.

Address Data bus operation :-\* Porto is also used to covery the multiplexed address / data by during access to external memory. When the 8051 access external memory, port o pin Covery × The Low-Inder address whenevery the ALE has a fising edge Signal i.e. \_1 \* porto lines are further used to carry the bi-directional data bus to read & Write to external membry. NOTE :-\* port o Address ---- 80 h \* port o bit address.

Po.7	10.0	10.2	10.4	10.0	r v · d		
87	86	85	84	83	82	81	80

NOTE :-

1) To use the pine of porto as both I/p & olp ports, each pine must be connected extremally to a 10 Kr nossister called pull up nossister.

 P0.0
 P0.1
 P0.2


 P0.3
 P0.4
 P0.5

 P0.6
 P0.7
 P0.7

Figure Port 0 with Pull-Up Resistors

part a does not need a pull up registary when used to accept \$ external membry. (NHB) Jan-09, 8M Pat 1:1 B Sketch the internal circuit diagram of poit 1 of 80518 thiefly × explain how to use it as I/p & o/p pat. How does this part

differ from other ports? [Jan-06, 6M] \* Explain with diagram the feature & operation of port 1



工10 18年:-

- \* To use each pin har an Ilp pin, first we must write a 1' (logic high) to -that bit i.e.
- 1) Writing a '1' to the post 1 pin, the D-FF old is high i.e. a=1 & a=0.
- Since a=0 € is connected to the FET gate M1, thus twining OFF the FET.
- 3) When M1 is OFF, it alto like open concust ( it blocks any path to the ground) thus Ip Signal is directed to the tristate buffer TB1.
- ex:- Mov A, #DFFh Mov p1, A

#### old bef:-

- \* To we each pin has an olp pin, 1<sup>st</sup> we must write a <u>o</u>' (logic low) to that bit i.e.
  1) Writing a 'o' to the post 1 pin, the D-FF olp <u>a=o & a=1</u>
  2) Since ā=1 & is directly connected to the FET gate M1, thus twining <u>ON</u> the FET.
  3) When M1 is ON, it acts like <u>Short Circuit</u>, thus port pin is Connected to the ground.
  ... Any attempt to tread the tip pin will always get the low ground Signal Treaded of the Station of the Ip pin.
  ex:- Mov A,#tooh
  - MOV P1,A


NOTE:-

- \* Part 1 address -> 90h
- × port 1 bit address:

	P1.7	p1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
;	97	96	าร	94	93	92	91	90

1.

\* port 1 pine donot have any dual function (only I/P 4 of pfunction) \* port 1 pine has Internal pull-up resistor.



#### olb baf:-

ž.

\* part 2 pins are used to carry the higher dider address (Ag-A15) but during external memory accept. i.e. dwing trising edge of ALE Signal, port 2 "proveider Ag-A15 address Lines (\_\_\_\_\_\_ NOTE :-\* port 2 address is AOh port 2 bit address X Pa.7 Pa.6 Pa.5 Pa.4 Pa-3 P2.1 P2.0 12.2 A6 A7 A5 A4 A2 A1 Ao A 3 Pat 3:-July-08, 10M \* With the Skatch of Pin Configuration of Port 3 pins & explain the various operations performed by the pins of post 3. \* Explain the functions of port 3. Jan-07, 6M Alternate Output Vcc Read Latch Bit TB 2 Internal FET Pullup Internal Bus D Q Pin MI 3.X Write to Latch -CL Q Port SFR Latch Port 3 Pin Configuration TB1 Read Pin Data Alternate Input

Ilb bga :-


\* To use each pin as Ip pin, 1st we must write a '1' ( logic high) to that bit i.e. 1) Writing a '1' to the part 3 pins, the D-FF olp'is high i e a=1 3) Since Q=1 & is connected to one. Ip of NAND gate & another, Ilp is '1' thus of of NAND gate is '0' & Twins OFF the FET. 3) When FET is OFF, it alto like open circuit, thus Ifp Signal is directed to the Pristate buffer, TB1. Mov A, #OFFh 22:olp pot:-MOV Pa, A \* To use each pin has an olp pin, 1st we must write a 'o' (logic low) to that bit i.e. 1> Whiting a 'o' to the part 3 pin, the D-FF olp a=0, thus olp of NAND gote is 1' (high) & Twins ON the FET. 2) When FET is ON, it alt like Short Circuit, thus it proverdes the path to ground to the Ip pin. .: Any attempt to read the I/p pin will always gets the low ground Signal negolidless of the Status of the Ip pin. Mov A, #OFFh <u>ex:-</u> MOV P3, A NOTE :-

For Ip- of operation, atternate of is always 1

Altornate function of port 3:

Pin	Alternate Use					
P3.0-RXD	Serial data input					
P3.1- <u>TXD</u>	Serial data output					
P3.2- <u>INTO</u>	External interrupt 0					
P3.3-INT1	External interrupt 1					
P3.4-T0	External timer 0 input					
P3.5- <u>T1</u>	External timer 1 input					
P3.6- <u>WR</u>	External memory write pulse					
P3.7-RD	External memory read pulse					

RXD & TXD :-



\* In 8051 us RXD& TXD pine are used for Sovial Communication.

<u>TXD:</u>- The data is Thansmitted out of 8051 thorough <u>TXD</u> Pin <u>RXD:</u>- The data is <u>Preceived</u> by 8051 thorough the <u>RND</u> pin.

INTO & INTI :- Interrupt 0 & Interrupt 1 are two Interrupt pins -that are truggered by external circuits.


 $\frac{T_0 & T_1:-}{T_0} \quad \text{The 8051 hay two 16-bit Times}/\text{countery.}$   $T_0 \rightarrow \text{Timer o register (16-bit)}$   $T_1 \rightarrow \text{Timer 1 register (16-bit)}$ 


\* To e T1 Can be used either as <u>Timers</u> to generate a time delay & as <u>Counters</u> to Count events happening outside the micerocontroller.


RD & WR :-


When RD = 0, millionortically <u>reads</u> the <u>data</u> known external RAM. When WR = 0, millionorticallos whites the <u>data</u> into <u>external</u> RAM.


NOTE :-						· 1	<i>i</i>		1 I	
* port 3 address is Boh										
* pet 3 bit address ";										
	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0		
2. 	<b>B</b> 7	<b>B</b> 6	85	B4	B3	Ba	B1	ßo		
	L			1	1				L	
1								<u>i</u>		

















Minimum and Maximum Modes For 8086 Microprocessor




- General Bus Operation
- Minimum Mode configuration In 8086
- Maximum Mode Configuration In 8086

### **General Bus Operation**

- The 8086 has a combined address and data bus commonly referred as a time multiplexed address and data bus. The main reason behind multiplexing address and data over the same pins is the maximum utilization of processor pins and it facilitates the use of 40 pin standard DIP package.
- The bus can be demultiplexed using a few latches and transreceivers, when ever required.
- Basically, all the processor bus cycles consist of at least four clock cycles. These are referred to as T1, T2, T3, T4. The address is transmitted by the processor during T1. It is present on the bus only for one cycle.

- The negative edge of this ALE pulse is used to separate the address and the data or status information. In maximum mode, the status lines So, S1 and S2 are used to indicate the type of operation.
- Status bits S<sub>3</sub> to S<sub>7</sub> are multiplexed with higher order address bits and the BHE signal.
- Address is valid during T1 while status bits S3 to S7 are valid during T2 through T4.

## General Bus Cycle For 8086




# Minimum Mode 8086 System

- The microprocessor 8086 is operated in minimum mode by strapping its MN/MX pin to logic 1.
- In this mode, all the control signals are given out by the microprocessor chip itself. There is a single microprocessor in the minimum mode system.
- The remaining components in the system are latches, transreceivers, clock generator, memory and I/O devices.
- Latches are generally buffered output D-type flip-flops like 74LS373 or 8282. They are used for separating the valid address from the multiplexed address/data signals and are controlled by the ALE signal generated by 8086.

### Minimum Mode Configuration For 8086


#### Minimum Mode 8086 Configuration



- Transreceivers are the bidirectional buffers and some times they are called as data amplifiers. They are required to separate the valid data from the time multiplexed address/data signals. They are controlled by two signals namely, DEN and DT/R.
- The DEN signal indicates the direction of data, i.e. from or to the processor.
- The system contains memory for the monitor and users program storage. Usually, EPROM are used for monitor storage, while RAM for users program storage. A system may contain I/O devices.
- The opcode fetch and read cycles are similar. Hence the timing diagram can be categorized in two parts, the first is the timing diagram for read cycle and the second is the timing diagram for write cycle.
- The read cycle begins in T1 with the assertion of address latch enable (ALE) signal and also M / IO signal. During the negative going edge of this signal, the valid address is latched on the local bus.

- The BHE and Ao signals address low, high or both bytes. From T1 to T4, the M/IO signal indicates a memory or I/O operation.
- At T<sub>2</sub>, the address is removed from the local bus and is sent to the output. The bus is then tristated. The read (RD) control signal is also activated in T<sub>2</sub>.
- The read (RD) signal causes the address device to enable its data bus drivers. After RD goes low, the valid data is available on the data bus.
- The addressed device will drive the READY line high. When the processor returns the read signal to high level, the addressed device will again tristate its bus drivers.

- A write cycle also begins with the assertion of ALE and the emission of the address.
- The M/IO signal is again asserted to indicate a memory or I/O operation. In T<sub>2</sub>, after sending the address in T<sub>1</sub>, the processor sends the data to be written to the addressed location.
- The data remains on the bus until middle of T4 state. The WR becomes active at the beginning of T2 (unlike RD is somewhat delayed in T2 to provide time for floating).
- The BHE and Ao signals are used to select the proper byte or bytes of memory or I/O word to be read or write.
- The M/IO, RD and WR signals indicate the type of data transfer as specified in table below.




Write Cycle Timing Diagram for Minimum Mode

### Hold Response sequence:

- The HOLD pin is checked at leading edge of each clock pulse. If it is received active by the processor before T<sub>4</sub> of the previous cycle or during T<sub>1</sub> state of the current cycle, the CPU activates HLDA in the next clock cycle and for succeeding bus cycles, the bus will be given to another requesting master.
- The control of the bus is not regained by the processor until the requesting master does not drop the HOLD pin low.
- When the request is dropped by the requesting master, the HLDA is dropped by the processor at the trailing edge of the next clock.

# Hold Response Timing Cycle



Bus Request and Bus Grant Timings in Minimum Mode System


# Maximum Mode 8086 System

- In the maximum mode, the 8086 is operated by strapping the MN/MX pin to ground.
- In this mode, the processor derives the status signal S<sub>2</sub>, S<sub>1</sub>, S<sub>0</sub>. Another chip called bus controller derives the control signal using this status information.
- In the maximum mode, there may be more than one microprocessor in the system configuration. The components in the system are same as in the minimum mode system.
- The basic function of the bus controller chip IC8288, is to derive control signals like RD and WR (for memory and I/O devices), DEN, DT/R, ALE etc. using the information by the processor on the status lines.


- The bus controller chip has input lines S2, S1, S0 and CLK. These inputs to 8288 are driven by CPU.
- It derives the outputs ALE, DEN, DT/R, MRDC, MWTC, AMWC, IORC, IOWC and AIOWC. The AEN, IOB and CEN pins are specially useful for multiprocessor systems.
- AEN and IOB are generally grounded. CEN pin is usually tied to +5V. The significance of the MCE/PDEN output depends upon the status of the IOB pin.
- INTA pin used to issue two interrupt acknowledge pulses to the interrupt controller or to an interrupting device.

- IORC, IOWC are I/O read command and I/O write command signals respectively . These signals enable an IO interface to read or write the data from or to the address port.
- The MRDC, MWTC are memory read command and memory write command signals respectively and may be used as memory read or write signals.
- All these command signals instructs the memory to accept or send data from or to the bus.
- Here the only difference between in timing diagram between minimum mode and maximum mode is the status signals used and the available control and advanced command signals.


# Maximum Mode Configuration For 8086



- Ro, S1, S2 are set at the beginning of bus cycle.8288 bus controller will output a pulse as on the ALE and apply a required signal to its DT / R pin during T1.
- In T<sub>2</sub>, 8288 will set DEN=1 thus enabling transceivers, and for an input it will activate MRDC or IORC. These signals are activated until T<sub>4</sub>.
- For an output, the AMWC or AIOWC is activated from T<sub>2</sub> to T<sub>4</sub> and MWTC or IOWC is activated from T<sub>3</sub> to T<sub>4</sub>.
- The status bit So to S2 remains active until T3 and become passive during T3 and T4.
- If reader input is not activated before T<sub>3</sub>, wait state will be inserted between T<sub>3</sub> and T<sub>4</sub>.




Memory Read Timing in Maximum Mode



Memory Write Timing in Maximum mode.

# **THANKS!**



# For more Notes Follow http://www.edutechlearners.com

#### DOS FUNCTIONS AND INTERRUPTS (KEYBOARD AND VIDEO PROCESSING)

The Intel CPU recognizes two types of interrupts namely hardware interrupt when a peripheral devices needs attention from the CPU and software interrupt that is call to a subroutine located in the operating system. The common software interrupts used here are INT 10H for video services and INT 21H for DOS services.

#### <u>INT 21H:</u>

It is called the DOS function call for keyboard operations follow the function number. The service functions are listed below:

#### # 00H- It terminates the current program.

- Generally not used, function 4CH is used instead.

#### # 01H- Read a character with echo

- Wait for a character if buffer is empty
- Character read is returned in AL in ASCII value

#### # 02H- Display single character

- Sends the characters in DL to display
- MOV AH, 02H
- MOV DL, 'A' ; move Dl, 65
- INT 21H

#### # 03H and 04H – Auxiliary input/output

- INT 14H is preferred.

#### # 05H – Printer service

- Sends the character in DL to printer

#### # 06H- Direct keyboard and display

- Displays the character in DL.

#### # 07H- waits for a character from standard input

does not echo

#### # 08H- keyboard input without echo

- Same as function 01H but not echoed.

#### # 09H- string display

- Displays string until '\$' is reached.
- DX should have the address of the string to be displayed.

#### # OAH – Read string

#### **# OBH- Check keyboard status**

- Returns FF in AL if input character is available in keyboard buffer.
- Returns 00 if not.
- # OCH- Clear keyboard buffer and invoke input functions such as 01, 06, 07, 08 or 0A.
  - AL will contain the input function.

#### **INT 21H Detailed for Useful Functions**

#### # 01H

MOV, AH 01H; request keyboard input INT 21H

- Returns character in AL. IF AL= nonzero value, operation echoes on the screen. If Al= zero means that user has pressed an extended function key such as F1 OR home.

#### # 02H

MOV AH, 02H; request display character MOV DL, CHAR; character to display INT 21H

- Display character in D2 at current cursor position. The tab, carriage return and line feed characters act normally and the operation automatically advances the cursor.

#### # **09H**

MOV Ah, 09H; request display LEA DX, CUST\_MSG; local address of prompt INNT 21H CUST\_MSG DB "Hello world", '\$'

- Displays string in the data area, immediately followed by a dollar sign (\$ or 24H), which uses to end the display.

#### # OAH

MOV AH, 0AH ; request keyboard input LEA DX, PARA\_LIST ; load address of parameter list INT 21H

**Parameter list for keyboard input area :** PARA\_LIST LABEL BYTE; start of parameter list MAX\_LEN DB 20; max. no. of input character ACT \_ LEN DB ? ; actual no of input characters KB-DATA DB 20 DUP ('); characters entered from keyboard

- LABEL directive tells the assembler to align on a byte boundary and gives location the name PARA \_LIST.
- PARA\_LIST & MAX\_LEN refer same memory location, MAX\_LEN defines the maximum no of defined characters.
- ACT\_LEN provides a space for the operation to insert the actual no of characters entered.
- KB\_DATA reserves spaces (here 20) for the characters.

#### Example:

TITLE to display a string .MODEL SMALL .STACK 64 .DATA STR DB 'programming is fun', '\$' .CODE MAIN PROC FAR MOV AX, @DATA MOV DS, AX MOV AH, 09H ; display string LEA DX, STR **INT 21H** MOV AX, 4C00H **INT 21H** MAIN ENDP END MAIN

#### <u>INT 10H</u>

It is called video display control. It controls the screen format, color, text style, making windows, scrolling etc. The control functions are:

#### # 00H – set video mode

MOV AH, 00H	; set mode
MOV AL, 03H	; standard color text
INT 10H	; call interrupt service

#### # 01H- set cursor size

MOV AH, 01H	
MOV CH, 00H	; Start scan line
MOV CL, 14H	; End scan line
INT 10H	; (Default size 13:14)

#### # 02H – Set cursor position:

MOV AH, 02H	
MOV BH, 00H	; page no
MOV DH, 12H	; row/y (12)
MOV DL, 30H	; column/x (30)
INT 10H	

#### # 03H - return cursor status

MOV AH, 03H MOV BH, 00H; INT 10H Returns: CH- starting scan line, CL-end scan line, DH- row, DL-column

#### # 04H- light pen function

#### # 05H- select active page

MOV AH, 05H MOV AL,page-no. ; page number INT 10H

#### # 06H- scroll up screen

MOV AX, 060FH	; request scroll up one line (text)				
MOV BH, 61H	; brown background, blue foreground				
MOV CX, 0000H	; from 00:00 through				
MOV DX, 184F H	; to 24:79 (full screen)				
INT 10H					
AL= number of rows (	00 for full screen)				
BH= Attribute or pixel	l value				
CX= starting row: column					
DX= ending row: colu	mn				

#### # 07H-Scroll down screen

Same as 06H except for down scroll

# 08H (Read character and Attribute at cursor)
MOV AH, 08H
MOV BH, 00H ; page number 0(normal)
INT 10H
AL= character
BH= Attribute

#### **# 09H -display character and attribute at cursor** MOV AH, 09H MOV AL, 01H ; ASCII for happy face display

MOV BH, 00H	; page number
MOV BL, 16H	; Blue background, brown foreground
MOV CX, 60	; No of repeated character
INT 10H	

#### # OAH-display character at cursor

MOV AH, 0AH MOV AI, Char MOV BH, page \_no MOV BL, value MOV CX, repetition INT 10H

#### # OBH- Set color palette

~	Sets the color palette in graphics mode					
✓	Value in BH (00 or 01) determines purpose of BL					
<b>√</b>	BH= 00H, select background color, BL contains (	00 to 0FH (16 colors)				
~	BH = 01H , select palette, Bl, contains AH, 0BH MOV AH, 0BH MOV BH, 00H; background MOV BL, 04H; red INT 21H	palette MOV MOV BH, 01H ; select palette MOV BL, 00H ; black INT 21H				

#### **#0CH- write pixel Dot**

Display a selected color
 AL=color of the pixel
 BH=page number
 DX= row

MOV AH, 0CH MOV AI, 03 MOV BH,0 MOV CX, 200 MOV DX, 50 INT 10H It sets pixel at column 200, row 50

#### **#0DH-** Read pixel dot

 Reads a dot to determine its color value which returns in AL MOV AH, 0DH
 MOV BH, 0 ; page no
 MOV CX, 80 ; column
 MOV DX, 110 ; row
 INT 10H

#### **#OEH-** Display in teletype mode

Use the monitor as a terminal for simple display MOV AH, 0EH MOV AL, char MOV BL, color; foreground color INT 10H

#### **#OF H- Get current video mode**

Returns values from the BIOS video .AL= current video modeMOV AH, OFHAH= no of screen columnsINT 10HBH = active video page

#### TITLE To Convert letters into lower case

.MODEL SMALL .STACK 99H .CODE MAIN PROC MOV AX, @ DATA MOV DS, AX MOV SI, OFFSER STR MOV DL, [SI] M: MOV CL, DL CMP DL, ' \$' JE N CMP DL, 60H JL L K: MOV DL, CL MOV AH, 02H **INT 21H** INC SI JMP M MOV DL, CL L: ADD DL, 20H MOV AH, 02H INT 21H INC SI JMP M N: MOV AX, 4C00H INT 21H MAIN ENDP .DATA

STR DB 'I am MR Rahul ", '\$'

END MAIN TITLE to reverse the string .MODEL SMALL .STACK 100H .DATA STR1 DB " My name is Rahul", '\$' STR2 db 50 dup ('\$') .CODE MAIN PROC FAR MOV BL,00H MOV AX, @ DATA MOV DS, AX MOV SI, OFFSER STR1 MOV DI, OFFSET STR2 MOV DL, [SI] L2: CMP DI, '\$' JE L1 INC SI INC BL JMP L2 L1: MOV CL, BL MOV CH, 00H DEC SI L3: MOV AL, [SI] MOV [DI], AL DEC SI INC DI LOOP L3 MOV AH,09H MOV DX, OFFSET STR2 INT 21H MOV AX, 4C00H INT 21H MAIN ENDP END MAIN TITLE to input characters until 'q' and display .MODEL SMALL .STACK 100H .DATA

> STR db 50 DUP ('\$') .CODE

MAIN PROC FAR

MOV AX, @ DATA MOV DS, AX MOV SI, OFFSET STR MOV AH, 01H L2: INT 21H CMP AL, 'q' JE L1 MOV [SI] , AL INC SI JMP L2 L1: MOV AH, 09H MOV DX, OFFSET STR INT 21H MOV AX, 4C00H INT 21H MAIN ENDP END MAIN

# **Serial Communication**


# Communication:


Communication means exchange of meaningful information between transmitter & receiver i.e. source & destination.

Communication are mainly classified into

- 1. Serial communication
- 2. Parallel communication

### Serial communication:






- Serial communication uses single data line to transfer data.
- In serial communication one bit is transferred at a time over a single data line.
- Serial communication enables two computers located in two different cities to communicate over the telephone.
- Serial communication uses single data line instead of the 8-bit data line of parallel communication makes it much cheaper.
- Serial communication is used for long distance communication

- In serial communication data byte (8-bit data) must be converted to serial bits using parallel-in-serial out shift register, and then it can be transmitted over a single data line.
- At the receiving end there must be a serial-in-parallel out shift register to receive the serial data & pack them into a byte.
- Serial communication is slower than parallel communication
- If the data is to be transferred on the telephone line, it must be converted from 1's & 0's to AUDIO tones, which are sinusoidal shape signals. This conversion is performed by a peripheral device called a MODEM i.e. "MODULATOR / DEMODULATOR".
- When the communication distance is short, the digital signal can be transferred it on a simple wire & requires NO modulation

Eg: - IBM keyboards transfer data to the motherboard.

### Parallel communication:



Parallel Transfer

**Fig 2 Parallel communication** 

- In parallel communication number of lines required to transfer data depends on the number of bits to be transferred simultaneously.
- The information is simply grabbed from the 8-bit data bus of the sender presented (transferred) to the 8-bit data bus of the receiver.

- Parallel communication works only for shorter distance.
- \* For longer distance communication long cables diminish & even distorts signals.
- The data transmission over a long distance using parallel communication is impractical due to increase in cost of cabling.
- \* Parallel communication is faster than serial communication.

Eg: - Data transmission from computer to printer.


# Serial Data transmission formats:-

The data in serial communication may be sent in two ways:

### **1. ASYNCHRONOUS**

2. SYNCHRONOUS

# **ASYNCHRONOUS Serial communication:-**




### Fig 1 Asynchronous format.

Asynchronous serial data communication is widely used for character-oriented transmission.

Each character (data) is placed between start & stop bits as shown in figure. This is called Framing.

The start bit is always one-bit, but the stop bit can be one or two-bits.

The start bit is always a 0 (low, called Space) followed by a character & one or two stop bits (High, called Mark).



In fig 2 the ASCII character "A" (8-bit binary 01000001 = 41h) is framed between the start bit & a single stop bit. The LSB is sent out first.

When there is No data transfer, the signal is high (1), which is referred to as MARK.

\* The low (0) is referred to as SPACE.

In synchronous serial communication, peripheral chips & MODEMS can be programmed for data that is 7-bit or 8-bit wide.

While in older systems ASCII characters were 7-bit & in recent years ASCII characters are 8-bit.

Assuming that we are transferring an 8-bit ASCII characters using 1- Stop bit & 1-Start bit i.e. total of 10-bits for each character. Therefore for each 8-bit character there are extra 2-bits, which give 20% overhead.

In some systems, the parity bit of the character byte is included in the data frame in order to maintain data Integrity.

i.e. for each 8-bit character we have a single parity bit in addition to start & stop bits. The parity bit is ODD or EVEN.

- In case of ODD-parity bit the number of data bits, including the parity bit, has an odd number of I's.
  - In case of EVEN-parity bit the number of data bits, including the parity bit, has an even number of 1's.

# Data Transfer Rates:

- The rate of data transfer in serial communication is stated in bps (bits per second). Another widely used terminology for bps is Baud rate.
- The baud rate & bps are not same. The baud rate is the MODEM terminology & is defined as the number of signal changes per second.
- \* In modem a single change of signal sometimes transfers several bits of data.
- For conductor wire, the baud rate & bps are the same. So for this reason we use the term bps & baud interchangeably.

# Baud rate in the 8051:-

- The 8051 transfers & receives data serially at many different baud rates. The baud rate in the 8051 is programmable.
- ✤ A standard crystal frequency, XTAL=11.0592 MHz is used to generate the baud rate.
- The 8051 divides the crystal frequency by 12 to get the machine cycle frequency. i.e. XTAL/12 = 11.0592MHz/12 = 921.6 KHz.


The 8051's serial communication UART circuitry divides the machine cycle frequency of 921.6 KHz by 32 i.e. 921.6 KHz/32 = 28,800 Hz, then fed to the Timer1 to set the baud rate as shown in below figure.


The 8051 baud rate is set by Timer1 using Mode 2 (8-bit auto reload).

To get the baud rates compatible with the PC, we must load TH1 with the values shown in below table.

TH1		Baud Rate		
DECIMAL	HEX	SMOD = 0	SMOD = 1	
-3	FD	9,600	19,200	
-6	FA	4,800	9,600	
-12	F4	2,400	4,800	
-24	E8	1,200	2,400	

Table1: Timer1 TH1 register values for various Baud Rates.





• The synchronous method transfers a block of data (Character) at a time.

The start & stop bits in each frame of asynchronous format represents wasted overhead bytes that reduces the overall character rate.

• These start & stop bits can be eliminated by synchronizing receiver & transmitter i.e. by having a common clock signal.

\* In synchronous transmission synchronous bits are inserted instead of start & stop bits.

# Comparison between Asynchronous & Synchronous serial communication

SI No.	Asynchronous serial communication	Synchronous serial communication
1	Transmitter and Receiver are not synchronized by clock	Transmitter and Receiver are synchronized by clock
2	Bits of data are transmitted at constant rate	Data bits are transmitted with synchronization of clock
3	Character may arrive at any rate at receiver	Character is received at constant rate
4	Data transfer is character oriented	Data transfer takes place in blocks
5	Start & Stop bits are required to establish communication of each character	Start & Stop bits are not required to establish to communication of each character; however synchronization bits are required to transfer the data block.
6	Used in LOW-SPEED transmission at about speed less than 20 Kbs	Used in HIGH-SPEED transmission

# Baud Rate & Transmission Rate:-

Baud rate is defined as the number of bits transmitted per second.

Eg: Consider a baud rate of 1200 then


Transmission rate = 1 Sec / Baud rate.

$$1 \text{ bit} = 1 \text{ sec} / 1200 = 0.83 \text{ ms.}$$

0.83ms is the delay between two bits

# PC Baud Rates: Note:-Some of the Baud rates supported by 486/Pentium IBM PC BIOS 110 150 300 600 1200 2400 4800 9600 19200 (Jul Serial Data Transmission classification:-Serial data transmission can be classified on the basis how transmission occurs: 1) SIMPLEX 2) HALF DUPLEX FULL DUPLEX 1. Simplex:-Txer Rxer In simplex transmission data is transmitted in only one direction. There is no possibility of data transfer in other direction. Eg: - From computer to printer. Duplex: - In data transmission if the data can be transmitted and received, it is a duplex transmission.

# 2. Half Duplex:-



In half duplex, data transmission is possible only one way at a time.

#### OR

The half duplex transmission allows the data transfer in both direction, but not simultaneously. Eg: - Walkie-Talkie

\* These is no nlead of more then are wire look loadeter 3. <u>Full Duplex:</u> He peal only one wire is used for There is a proving in Landeter 3. Full Duplex:-Rxer Txer Txer

Full duplex transmission allows the data transfer in both directions simultaneously.

Eg: - Transmission through Telephone lines.

Rxer

XTHED is nied 9 two wive in He date beneices for date Frasmicinael Detry-

SCON (Serial control) Register:

Farmer		0	10	0/	R	*	See See
SM0	SM1	SM2	REN	TB8	RB8	TI	R
		6	n	•	0	10	b.

SM0:SM1:- Serial mode specifier

<u>SMO</u>	SM1	MODE	Description	Baud Rate
•0	0	MODE0	Shift Register	Baud=f/12
0	1	MODE1	8-bit UART	Baud= variable (Set by mode1,2)
1	0	MODE2	9-bit UART	Baud=f/12 of f/32
1	1	MODE3	9-bit UART	Baud= variable

Where f is the crystal frequency.

SM2:- Used for multiprocessor communication. In 8051 we are not using multiprocessor communication so SM2 is made 0 i.e. SM2=0

**REN:** - Receive Enable bit.

REN is set to 1 to enable reception (REN=1) ·

REN is cleared to 0 to disable reception (REN=0)

TB8:- Transmit bit 8

Set/cleared by hardware to determine state of the 9<sup>th</sup> data bit transmitted in 9-bit UART (In mode 2 & 3)

**RB8:-** Receive bit 8.

Set/cleared by hardware to indicate state of 9<sup>th</sup> data bit received. (In mode 2 & 3) In 8051 mode is used, so these two bits are cleared i.e. TB8=RB8=0

# TI: - Transmit interrupt flag

Set by hardware at the beginning of the stop bit in Mode 1. (i.e. set by hardware whenever byte is transmitted)

TI must be cleared by software.

RI: - Receive interrupt flag.

Set by hardware at the beginning of the stop bit in Mode 1. (i.e. set by hardware whenever byte is received)

RI must be cleared by software.

PCON (Power Mode Control) Special function register:-

SMOI	) -		del -pile	GP1	GP0	PD	IDL
The second second	and an and the second second	1. Second and the second second	and share	and the second second	and the second		

#### (NOT bit addressable register)

SMOD:- Serial Baud Rate modify bit.

Set to 1 by program to double the baud rate using Timer1 for mode 1, 2 & 3. (SMOD=1)

Cleared to 0 by program to use Timer1 Baud Rate (SMOD=0)

### Bit 6-4: Not implemented

GF1:- General purpose user flag bit 1

Set/cleared by program

- GF0:- General purpose user flag bit 0 Set/cleared by program.
- PD: Power Down bit

Set to 1 by program to enter power down configuration for CHMOS processors.

#### IDL: - Idle mode bit.

Set to 1 by program to enter IDLE mode configuration for CHMOS processors.

# Formula to compute BAUD Rate:-

Baud Rate =	Crystal Frequency		1	
Daud Kate =	12 x 32	Х	256 - TH1	

# Formula to compute Initial value for Particular Baud rate:-

TH1 = 256 -

Crystal Frequency 12 x 32x Baud rate

#### Doubling the Baud rate in 8051:-

There are two ways to increase the baud rate of data transfer in the 8051.

- 1. Use a Higher frequency crystal(Not Feasible)
- 2. Change a bit in the PCON register. (used by 8051 Microcontroller)

### Procedure for Doubling the baud rate in the 8051:-

- When the 8051 is powered up, SMOD bit(D7) of the PCON register is zero (i.e. SMOD=0)
- \* We can set it to high by software & thereby double the baud rate.

When

SMOD :	= 0:	Baud Rate =	Crystal Frequency	v		
			12 x 32	X	256 - TH1	
			Crystal Frequency		1	
SMOD = 1:	Ba	ud Rate =	12 x 16		256 - TH1	
			the second s			

The following sequence of instructions must be used to set high SMOD (D7) of PCON register.

MOV A	, PCON		; I	Place a co	py of PCON i	n ACC		
SETB A	ACC.7		; N	Make D7=	= 1			
MOV	PCON,	A	;	Now other bits	SMOD=1,	without	changing	any

#### Note:

SETB ACC.7 MOV PCON, A

- > Now only SMOD is set & all other bits of PCON is cleared.
- Only we have to set the PCON D7 bit & we must not alter the other bits of PCON register.

### **SBUF Register:-**

- \* SBUF is an 8-bit register used only for serial communication in the 8051.
- Whenever 8051 wants a byte of data to be transferred via TxD line, it must be placed in the SBUF register.
- Similarly SBUF holds the byte of data, when it is received by the 8051's RxD line.

\* SBUF can be accessed like any other registers in the 8051.

#### Eg:-

1.	MOV SBUF,#'D'	;	load SBUF = 44h ASCII for 'D'
2.	MOV SBUF,A	;	copy Accumulator into SBUF
3.	MOV A,SBUF	;	copy SBUF into accumulator

# NOTE:-

- \* When a byte is written into SBUF, it is framed with the start & stop bits & transferred serially via the TxD pin
- Similarly when the bits are received serially via RxD, the 8051 deframes it by eliminating the stop & start bits, making a byte out of the data received, & then placing it in SBUF.

# **Different Baud Rates:**

Baud rate comparison for SMOD=0 & SMOD=1

TH1	and and the	Baud Rate		
DECIMAL HEX		SMOD = 0	SMOD = 1	
-3	FD	9,600	19,200	
-6	FA	4,800	9,600	
-12	F4	2,400	4,800	
-24	E8	1,200	2,400	

# Procedure to program the 8051 to TRANSFER data serially:

In programming the 8051 to transfer character bytes serially, the following steps must be taken:

- 1. The TMOD register is loaded with the value 20H, indicating the use of TIMER1 in mode 2 (8-bit auto-reload) to set the baud rate.
- 2. The TH1 is loaded with one of the values four values to set the baud rate for serial data transfer (Assuming XTAL=11.0592MHz).
- 3. The SCON register is loaded with the value 50H, indicating serial mode 1, where an 8-bit data is framed with start and stop bits.
- 4. TR1 is set to 1 to start Timer1.
- 5. TI is cleared by the "CLR TI" instruction.
- 6. The character byte to be transferred serially is written into SBUF register.
- 7. The TI flag bit is monitored with the use of the instruction "JNB TI, label" to see if the character has been transferred completely.
- 8. To transfer the next character, go to step 5.

# **Importance of the TI Flag:**

To understand the importance of the role of TI, look at the following sequence of steps that the 8051 goes through in transmitting a character via TxD

- 1. The byte character to be transmitted is written into SBUF register.
- 2. The start bit is transferred.
- 3. The 8-bit character is transferred one bit at a time.
- 4. The stop bit is transferred. It is during the transfer of the stop bit that the 8051 raises the TI flag (TI=1), indicating that the last character was transmitted and it is ready to transfer the next character.
- 5. By monitoring the TI flag, we make sure that we are not overloading the SBUF register.

of the previous byte will be lost. In other words, when the 8051 finishes transferring a byte, it raises the TI flag to indicate it is ready for the next character.

6. After SBUF is loaded with a new byte, the TI flag bit must be forced to 0 by the "CLR TI" instruction in order for this new byte to be transferred.

### Procedure to program the 8051 to RECEIVE data serially:

In programming the 8051 to receive character bytes serially, the following steps must be taken:

- The TMOD register is loaded with the value 20H, indicating the use of TIMER1 in mode 2 (8-bit auto-reload) to set the baud rate.
- The TH1 is loaded with one of the values four values to set the baud rate for serial data transfer (Assuming XTAL=11.0592MHz).
- 3. The SCON register is loaded with the value 50H, indicating serial mode 1, where an 8-bit data is framed with start and stop bits.
- 4. TR1 is set to 1 to start Timer1.
- 5. RI is cleared by the "CLR RI" instruction.
- 6. The **RI** flag bit is monitored with the use of the transmission "JNB RI, label" to see if an entire character has been received yet.
- 7. When RI is raised, SBUF has the byte. Its contents are moved into a safe place.
- 8. To receive the next character, go to step 5.

all all all

### Importance of the RI Flag:

In receiving bits via its RxD pin, the 8051 goes through the following steps:

- 1. It receives the start bit indicating that the next bit is first bit of the character byte it is about to receive.
- 2. The 8-bit character is received one bit at a time. When the last bit is received, a byte it is about to receive.
- 3. The stop bit is received. When receiving the stop bit the 8051 makes RI=1, indicating that an entire character byte has been received and must be placed up before it gets overwritten by an incoming character.
- 4. By checking the **RI flag bit** when it is raised, we know that a character has been **received** and is **sitting** in the **SBUF register**. We copy the **SBUF** contents to a safe place in some other register or memory before it is lost.
- 5. After the SBUF contents are copied into a safe place, the RI flag bit must be forced to 0 by the "CLR RI" instruction in order to allow the next received character byte to be placed in SBUF. Failure to do this causes loss of the received character.

8255 Chip. Confy




1. Write a program to transfer a letter 'Y' serially at 9600 baud continuously, and also to send a letter 'N' through port0, which is connected to a display device.

ORG 00h	
MOV TMOD, #20H	; timer 1, mode 2
MOV TH1, #-3	; 9600 baud rate
MOV SCON, #50H	; 8 bits, 1stop, REN enabled
SETB TRI	; START TIMER 1

AGAIN:

	MOV SBUF, #'Y'	; transfer 'Y' serially
HERE:	JNB TI, HERE	; WAIT FOR TRANSMISSION TO BE OVER
	CLR TI	; clear TI for next transmission
	MOV P0, #'N'	; move 'N' to p0 for parallel transfer
	SJMP AGAIN	; repeat
	END	to be supply and the supply of



2. Take a data in through ports 0, 1 and 2, one after the other and transfer this data serial, continuously.

ORG 00h				
MOV	TMOD, #20H			
MOV	TH1, #-6			
MOV	SCON, #50H			
MOV	P0, #0FFH			
MOV	P1, #0FFH			
MOV	P2, #0FFH			
SETB	TR1			
MOV	A, P0			
ACALI	L SEND			
MOV	A, P1			
ACALI	SEND			
MOV	A, P2			
ACALI	SEND			
SJMP	RPT			

RPT:


3. Write a program to receive the data which has been sent in serial form and send it out to port0 in parallel form. Also save the data at RAM location 60h.

Sol:-

```
ORG 00h
MOV TMOD, #20H
MOV TH1, #-3
MOV SCON, #50H
SETB TR1
CLR RI
CLR RI
RPT: JNB RI, RPT
MOV A, SBUF
MOV A, SBUF
MOV P0, A
MOV 60H, A
END
```

4. Assume that the 8051 serial port is connected to the COM port of the IBM PC, and on the C we are using the hyperterminal program to send and receive data serially. P1 &P2 of the 8051 are connected to LEDs and switches, respectively. Write an 8051 program to (a) send to the PC the message "We are ready", (b) receive any data sent by the PC and put it on the LEDs connected to the P1, and (c) get data on switches connected to P2 and send it to the PC serially. The program should perform part (a) once, but parts (b) and (c) continuously. Use the 4800 baud rate.

Sol:-



Scanned by CamScanner

JZ B_1	
ACALL SEND	
INC DPTR	
SJMP H_1	
<b>B_1:</b> MOV A, P2	
ACALL SEND	
ACALL RECV	
MOV P1, A	
SJMP B_1	
;SERIAL DATA TRANSFER	
SEND: MOV SBUF, A	
H_2: MOV T1, H_2	
CLR T1	
RET	
;RECIEVE DATA SERIALLY	ALLER THE ROLL
RECV: JNB R1, RECV	
MOV A, SBUF	
CLR R1	
RET	
;THE MESSAGE	REPT: SLIP TROP
MYDATA: DB "WE ARE READY", 0	
END	

Ex 10.10 A Square wave is being generated at pin p1.2 this square wave is to be sent to a receiver connected in serial form to this 8051. Write a program for this.

### Solution:

H

Timer 0 in mode 2 is used to generate the square wave on P1.2. Whenever this pin is high, a data FFH is transmitted serially, and when this pin is low, a data 00H is transmitted. This data can be converted into parallel form at the receiver side to regenerate the square Wave there.

	ORG	0000H		
	MOV	TMOD, #22H	; timer 0 and timer 1 in mode 2	
	MOV	SCON, #50H		
	MOV	TH1, #-3		
	MOV	TH0, #00H ; count	t value for timer 0	
	SETB	TR1 ; start	timer 1	
	MOV	A, #00H	; move A=00	
	CLR	P1.2		
REPT	r: setb	TRO	; start timer 0	
BACI	K: JNB	TF0, BACK; wait	for timer 0 rollover	
	CPL	A	; complement A	
	CPL	P1.2	; complement P1.2	
	MOV	SBUF, A	; move A to SBUF for transmission	
	CLR	TRO	; stop timer 0	
	CLR	TF0	; clear Timer 0 flag	
IERE	E: JNB T	I, HERE	; check for TI flag	
		T1	; clear TI to enable next transmission	
	SJMP	REPT	; repeat the whole process	
	END			
	the stranding will			

Eg10-12) Write a program to send the text string "Hello" to serial #1.Set the baud rate at 9600, 8-bit data, and 1 stop bit.

### Solution:

	SCON1	EQU 0C0H	
	SBUF1	EQU 0CIH	
	TI1	BIT 0C1H	
	ORG	00H	; starting position
	MOV	TMOD, #20H	
	MOV	TH1, #-3	; 9600 baud rate
	MOV	SCON1, #50H	
	SETB	TR1	
	MOV	DPTR, #MESS1	; display "Hello"
FN:	CLR	А	
	MOVC	A,@A+DPTR	; read value
	JZ	S1	; check for end of line
	ACALL	SENDCOM2	; send to serial port
	INC	DPTR	; move to next value
	SJMP	FN	
S1:	SJMP	S1	

### SENDCOM2:

	MOV	SBUF1, A	; place value in buffer
HERE1:	JNB	TII, HERE1	; wait until transmitted
	CLR	TII	; clear
	RET		
MESS1:	DB	"Hello", 0	
	END		

Eg10-13) Program the second serial port of the DS89C4x0 to receive bytes of data serially and output them on P1.Set the band rate at 4800,8-bit data, and 1 stop bit.

## Solution:

	SBUF1	EQU 0C1H	; second serial SBUF addr
	SCON1	EQU 0C0H	; second serial SCON addr
	RII	BIT 0C0H	; second serial RI bit addr
	ORG	0H	; starting position
	MOV	TMOD, #20H	; COM2 uses Timer 1 upon reset
	MOV	TH1, #-6	; 4800 baud rate
	MOV	SCON1, #50H	; COM2 has its own SCON1
	SETB	TR1	; start Timer 1
HERE:	JNB	RI1, HERE	; wait for data to come in
	MOV	A, SBUF1	; save data
	MOV	P1, A	; display on P1
	CLR	RII	
	SJMP	HERE	
	END		Deris and

10-15) write a C program for the 8051 to transfer the letter "A" serially at 4800 baud continuously. Use 8-bit data and 1 stop bit.

```
#include<reg51.h>
void main (void)
```

```
TMOD=0x20;
TH1=0XFA;
SCON=0x50;
TR1=1;
while (1)
```

{

```
//use Timer 1, 8-BIT auto-reload
//4800 baud rate
```

//place value in buffer

```
SBUF='A';
while (T1==0);
TI=0;
```

Scanned by CamScanner

10-16) write an 8051 C program to transfer the message "YES" serially at 9600 baud, 8-bit data, 1 stop bit. Do this continuously.

```
#include<reg51.h>
```

void SerTx (unsigned char); void main (void)

```
TMOD=0x20;
TH1=0XFD;
SCON=0x50;
TR1=1;
while (1)
```

```
//9600 baud rate
```

//start timer

```
SerTx ('Y');
SerTx ('E');
SerTx ('S');
```

void SerTx (unsigned char x)

T1=0;

SBUF=x; while (TI==6); //place value in buffer
//wait until transmitted

10-17) Program the 8051 in C to receive bytes of data serially and put them in P1. Set the baud rate at 4800, 8-bit data, and 1 stop bit.

```
#include<reg51.h>
void main (void)
```

```
unsigned char mybyte;
TMOD=Ox20;
TH1=0xFA;
SCON=0x50;
TR1=1;
while (1)
```

//use Timer 1, 8-BIT auto-reload
//4800 baud rate

//start timer
//repeat forever

while (RI==0); mybyte=SBUF; P1=mybyte; RI=0;

//wait to receive
//save value
//write value to port

1) Write an 8051 assembly language program to transfer letter "G" serially at 9600 baud rate, continuously.

ORG 00H MOV TMOD, #20H MOV TH1, #-3 MOV SCON, #50H SETB TR1 AGAIN: MOV SBUF, #'G' HERE: JNB TI, HERE CLR TI SJMP AGAIN END

; timer 1, mode 2 ; 9600 baud rate or FDh ; 8 bits, 1stop, REN enabled ; START TIMER 1

; transfer 'Y' serially ; WAIT FOR TRANSMISSION TO BE OVER ; clear TI for next transmission ; repeat

### C- Program:

```
#include<reg51.h>
Void main ()
    {
        TMOD=0x20;
        TH1=0xFD;
        SCON=0x50;
        TR1=1;
        while (1)
        {
            SBUF = 'G';
            while (TI==0);
            TI=0;
        }
}
```

2) Write an 8051 assembly language program to transfer the message "HELLO" serially at 9600 baud rate, 8-bit data, 1 stop bit continuously.

ORG 00H MOV TMOD, #20H MOV TH1, #-3 MOV SCON, #50H SETB TR1 START:

MOV A, #'H' ACALL TRANS MOV A, #'E' ACALL TRANS MOV A, #'L' ACALL TRANS MOV A, #'L' ACALL TRANS MOV A, #'O' ACALL TRANS SJMP START ; timer 1, mode 2; 9600 baud rate; 8 bits, 1 stop, REN enabled; START TIMER 1

; repeat

**TRANS:** 

MOV SBUF, A HERE:

JNB TI, HERE

CLR TI RET END ; WAIT FOR TRANSMISSION TO BE : OVER ; clear TI for next transmission

Scanned by CamScanner

#### HERE:

JNB TI, HERE

# ; WAIT FOR TRANSMISSION TO BE over

; clear TI for next transmission

CLR TI RET END

6. Write an 8051 assembly language program to transfer letter "H" serially at 9600 baud rate, continuously.

ORG 00H MOV TMOD, #20H MOV TH1, #-3 MOV SCON, #50H SETB TR1 AGAIN: MOV SBUF, #'H' WAIT: JNB TI, WAIT CLR TI SJMP AGAIN END

; timer 1, mode 2 ; 9600 baud rate or FDh ; 8 bits, 1stop, REN enabled ; START TIMER 1

; transfer 'Y' serially ; WAIT FOR TRANSMISSION TO BE OVER ; clear TI for next transmission ; repeat

#### C- Program:


```
#include<reg51.h>
Void main ()
    {
        TMOD=0x20;
        TH1=0xFD;
        SCON=0x50;
        TR1=1;
        while (1)
            {
            SBUF = 'H';
            while (TI==0);
            TI=0;
        }
}
```

7. Read port P1 data and transfer this data serially continuously at a baud rate of 4800.


```
ORG 00H
          MOV TMOD, #20H
          MOV TH1, #-6
                                     ; 4800 baud rate or FA
          MOV SCON, #50H
          MOV P1, #0FFH
          SETB TR1
    START:
          MOV A, P1
          MOV SBUF, A
    WAIT:
          JNB TI, WAIT
          CLR TI
          SJMP START
          END
C- Program:
     #include<reg51.h>
     void main ()
                unsigned char x;
                P1=0xFF;
                TMOD=0x20;
                TH1=0xFA;
                                            ; 4800 baud rate or -6
                SCON=0x50;
                TR1=1;
                while (1)
                           x=P1;
                                            // read port P1
                           SBUF = x;
                                            // place in SBUF
                           while (TI==0);
                           TI=0;
```

Scanned by CamScanner


Stack :-\* Stack nefer to an area of internal RAM used by the cpu to Store & netrierce data (take back) quickly. \* The register used to access the Stack is called the Stack pointer (Sp) register. \* The Stack pointer is a 8-bit register used by the 8051 to hold an internal RAM address that is called the Top of the Stack. \* When 8051 is RESET, the Sp is Set to 07h \* When data is to be placed on the Stack, the Sp increments ballie Storing data on the Stack in Sp = Sp + 1, So that the Stack grows up as data is Stored. \* As the data is nethiered from the Stack, the byte is head from Stack & then Sp decrements i.e. Sp=Sp-1 to point to the next available byte of Stored data. \* Storing the data onto the Stack is called a PUSH. \* Rethiering the contents of the Stack is called a pop. \* RAM Jocation 08h is the 1st Jocation used by the Stack to Store the data. Eq:- 1) more Ra, # 30h PUSH & Assume that initially Banko is Selected & SP=07h



Scanned with CamScanner



Scanned with CamScanner



Scanned with CamScanner

Intouctiony:-
) PUSH direct address:-
Function: puth onto Stack
Delleviption: The Stack pointer is incremented by one. The contents of the indicated variable is then copied into the internal RAM location addressed by the Stack pointer.
Flage : None affected
Bytes : 2
cycles : a operation : $(SP) \leftarrow (SP) + 1$

Scanned with CamScanner

### Module 3

## Stack & Internept

Interrupt :-

Interrupt is a hardware or software signal which interrupt the microworkfollow, to some require for its source.

Interrupt service fortine: (ISP)

The peoplan associated with the interrupt in called interrupt service routine (ISR) & interrupt handler.

Difference between plung & mound

# Paring

1). In polling, microscontrolling writinuously monitor, status of given durie, to porform the score. 2). The polling method carnot allign prisity, since it check all duries round robin form. 2). In polling molking of Interrupt is not possible.

47. Waste of Jime in polling

## reterent

P. In Interrupt, wherear the device need its scavile, the device notifies the microscontrolus by sending a signal. sty m interrupt, priority is allign.

1

37. In Interrupt. Marking of Interrupt in pollible. 47. no water of sime.

Mote:-\* Id zoury interrupt, there mut be an Interrupt suberile Tout ne (ISR), & Interrupt handler. \* when interrupt in invoked, the nievo controller nuns the interrupt serie Youtine. \* uns the interrupt serie Youtine. \* IT zong interrupt, there is a fixed memory # IT zong interrupt, there is a fixed memory isototion that holds the address of ISR, called Interrupt rected table.

### Steps in executing an interrupt

17

Upon activation of an interrupt, the microcontroller goes through the following steps.

- 1. It finishes the instruction it is executing and saves the address of the next instruction (PC) on the stack.
- 2. It also saves the current status of all the interrupts internally (i.e., not on the stack).
- It jumps to a fixed location in memory called the interrupt vector table that holds the address of the interrupt service routine.
- The microcontroller gets the address of the ISR from the interrupt vector table and jumps to it. It starts to execute
  the interrupt service subroutine until it reaches the last instruction of the subroutine, which is RETI (return from
  interrupt).
- 5. Upon executing the RETI instruction, the microcontroller returns to the place where it was interrupted. First, it gets the program counter (PC) address from the stack by popping the top two bytes of the stack into the PC. Then it starts to execute from that address.

Interrupt vector table of 8051:-There are six interrupt in 8051. First the Read addrey blation starts at 0000h. × Zue interrupte Jimero & Jimer 1 addrey laester × 000 000B and 001B. at RAM bution Addrey Interrupt of 8051 0000h Deret 00 034 External hardware interrupt O (IrtTO) OVOBh Timer O Intorrupt (TFO) 00134 External hardware Intosupt 1 (INITI) OOIBH Times 1 gotterrupt (TFI) 0023h Serial AN COM Interrupt [RI & TI] 7 Table 1: - Intorrupt vector table

×	200 proversed for hardware External interrupt addrey wastion at 0003h. (Ireto) & 0013 (Iret1)
	one genial communication money address condition at 0023h.
*	Enabling & Bilabling an meterrupt:-
* 5	tept in Enabling Interrupt:-

### Steps in enabling an interrupt

To enable an interrupt, we take the following steps:

- 1. Bit D7 of the IE register (EA) must be set to high to allow the rest of register to take effect.
- 2. If EA = 1, interrupts are enabled and will be responded to if their corresponding bits in IE are high. If EA = 0, πο interrupt will be responded to, even if the associated bit in the IE register is high.

To understand this important point look at Example 11-1.

F			-	-	-	-	EFEO	En co
L	EA		ET2	ES	ETI	• EX1	EŢO	EX0
EA	IE.7	If $EA = 1$	l, each inte		e is individ		nowledged bled or disa	
	IE.6	Not imp	lemented,	reserved fo	r future use	e.*		
ET2	IE.5	Enables	or disables	Timer 2 ov	erflow or c	apture inte	errupt (8052	2 only).
ES	IE.4	Enables	or disables	the serial p	oort interru	pt.		
ET1	IE.3	Enables	or disables	Timer 1 ov	erflow inte	errupt.		
EX1	IE.2	Enables	or disables	external in	terrupt 1.			
ET0	IE.1	Enables	or disables	Timer 0 ov	erflow inte	rrupt.		
EX0	IE.0	Enableș	or disables	external in	terrupt 0.			
		software sh ture flash m					s may be u	sed

Figure 11-2. IE (Interrupt Enable) Register

## to Level - triggered Intorrupt

- In sure triggered tude, INTO & INTO I pine are normally high.
- -) It low level signal is applied, it triggers the morning
- Jump to Book interrupt vector table to service the interrupt.
- -) This is which level triggered & level activated monoupt.
- -> The low level signal at INT ping mult be removed before the Execution of bit mitruction of ISR, other will other interrupt will be generated.




Figure 11-4. Activation of INT0 and INT1

\* Edge triggered Intorrupt!--) To make Edge triggend in 8051, we must program the site of TLOM Regutor. -> ITO JITI in TCON determine level triggered of their bits are zoro. -> To make them Edge triggered we must Enable ITO & ITI to one. 1-T.U

> TCON. 0 & TCONIZ represent ITO & ITI.

-) By the metruction SETB TCOM. O & SETB TCOM.2 Were con the External hordware interrupt INTO & INTI become Edge tripgered.

(1)


+		An and a	TO	Tru	771	IFO	ITO
TEI	TRI	TFO	1 (120	LEI	1 1.	+201	

\* Interrupt privity in 8051:-After 8051 powered up, the following Interrupt pristify is alliqued of per the table \* External interrupt Into is having highert pristity followed by, Timer Interrupt (TFO), (ENTI), (TFI) & Serial commencation Interrugt.

Highest to Lowest Priority	1	7	State State
External Interrupt 0		(INTO)	Higheft
Timer Interrupt 0.		(TF0)	
External Interrupt 1		(INT1)	
Timer Interrupt 1		(TF1)	
Serial Communication	1	(RI + TI)	burt
Thus (102 only)			

to setting interrupt prizity with Ip register;--> we can alter privity table by using To register. - we can alligh a higher pribity any register by attaing & setting Ip register. P2T. 0

Scanned with CamScanner



Assume that after reset, the interrupt priority is set by the instruction "MOV IP, #00001100B". Discuss the sequence in which the interrupts are serviced.

#### Solution:

The instruction "MOV IP, #00001100B" (B is for binary) sets the external interrupt 1 (INT1) and Timer 1 (TF1) to a higher priority level compared with the rest of the interrupts. However, since they are polled according to Table 11-3, they will have the following priority.

Highest Priority Lowest Priority	External Interrupt 1 Timer Interrupt 1 External Interrupt 0 Timer Interrupt 0 Serial Communication	(INT1) (TF1) (INT0) (TF0) (RI + TI)		فبر
-------------------------------------	--	---	--	-----